Mostrar el registro sencillo del ítem

dc.contributor.authorFresno Bausela, Javier
dc.contributor.authorGonzález Escribano, Arturo 
dc.contributor.authorLlanos Ferraris, Diego Rafael 
dc.date.accessioned2018-03-17T11:08:57Z
dc.date.available2018-03-17T11:08:57Z
dc.date.issued2016
dc.identifier.citationHiPEAC 2016 Workshop on High-Level Parallel Programming for GPUs (HLPGPU), Prague, Jan. 18-20 2016.es
dc.identifier.urihttp://uvadoc.uva.es/handle/10324/29119
dc.descriptionProducción Científicaes
dc.description.abstractDataflow programming consists in developing a program by describing its sequential stages and the interactions between them. The runtimes supporting this kind of programming are responsible of exploiting the parallelism by concurrently executing the different stages when their dependencies have been met. In this paper we introduce a new parallel programming model and framework based on the dataflow paradigm. Its features are: It is a unique one-tier model that supports hybrid shared- and distributed-memory systems; it can express activities arbitrarily linked, including cycles; it uses a distributed work-stealing mechanism to allow Multiple-Producer/Multiple-Consumer configurations; and it has a run-time mechanism for the reconfiguration of the dependences network which also allows to create task-to-task affinities. We present an evaluation using examples of different classes of applications. Experimental results show that programs generated using this framework deliver good performance, and that the new abstractions introduce minimal overheads.es
dc.format.mimetypeapplication/pdfes
dc.language.isoenges
dc.publisherUniversidad de Valladolid, Escuela de Ingeniería Informáticaes
dc.rights.accessRightsinfo:eu-repo/semantics/openAccesses
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/
dc.titleOne Tier Dataflow Programming Model for Hybrid Distributed- and Shared-Memory Systemses
dc.typeinfo:eu-repo/semantics/conferenceObjectes
dc.rights.holderSus autoreses
dc.title.eventHiPEAC 2016 Workshop on High-Level Parallel Programming for GPUs (HLPGPU)es
dc.description.projectMICINN (Spain) and ERDF program of the European Union: HomProg-HetSys project (TIN2014-58876-P), CAPAP-H5 network (TIN2014-53522-REDT), and COST Program Action IC1305: Network for Sustainable Ultrascale Computing (NESUS), and by the computing facilities of Extremadura Research Centre for Advanced Technologies (CETACIEMAT), funded by the European Regional Development Fund (ERDF). CETA-CIEMAT belongs to CIEMAT and the Government of Spain.es
dc.rightsAttribution 4.0 International


Ficheros en el ítem

Thumbnail

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem