

Performance Assessment of Amorphous HfO₂-Based RRAM Devices for Neuromorphic Applications

O. G. Ossorio^a, G. Vinuesa^a, H. García^a, B. Sahelices^a, S. Dueñas^a, H. Castán^a, E. Pérez^b,
M. K. Mahadevaiah^b, and Ch. Wenger^{b,c}

^a Department of Electronics, University of Valladolid, Valladolid 47011, Spain

^b IHP-Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder) 15236, Germany

^c BTU Cottbus-Senftenberg, Cottbus 03046, Germany

The use of thin layers of amorphous hafnium oxide has been shown to be suitable for the manufacture of Resistive Random-Access memories (RRAM). These memories are of great interest because of their simple structure and non-volatile character. They are particularly appealing as they are good candidates for substituting flash memories. In this work, the performance of the MIM structure that takes part of a 4 kbit memory array based on 1-transistor-1-resistance (1T1R) cells was studied in terms of control of intermediate states and cycle durability. DC and small signal experiments were carried out in order to fully characterize the devices, which presented excellent multilevel capabilities and resistive-switching behavior.

Introduction

The current trend of non-volatile memories covers a variety of technologies: FRAMs, MRAMs, PRAMs, RRAMs and some others (1 - 5). Focusing on RRAMs, their excellent characteristics (short-operating time, good scalability, good retention, small-operating voltage, multiplicity of intermediate states) make them very relevant in the quest for a consolidated candidate which could suppose a relevant change in the current state-of-the-art (6 - 8). The fundamentals of resistive switching (the mechanism on which RRAMs are based on) involve the growth of a conductive filament inside the dielectric film as a result of applying a potential difference between top and bottom electrodes (9, 10). One of the biggest obstacles in the fabrication of RRAMs is related to finding an appropriate combination of materials for the dielectric layer. When the filament completely joins both electrodes, the resistance of the RRAM is low, and, thus, this situation is called LRS (low resistance state). When the polarity of the voltage applied is reversed, a rupture on the filament occurs, the resistance is high and this is called HRS (high resistance state). The transitions to reach the mentioned states are called set and reset, respectively (11). The MIM devices that were tested in this work had an insulator film of HfO₂, which has been extensively studied in the literature and is very appreciated for its usage in resistive memories (12, 13). Interestingly, RRAMs also serve as synaptic elements for neuromorphic networks, attending to the multiple intermediate states which they can reach (14). There are precedent publications which studied these structures (15, 16). Nevertheless, we provide a new and complete characterization study of individual devices which were built following the same industrial process.

Experimental

In this work, we evaluated the performance of individual MIM structures which constitute the unit element of a 4 kbit memory array based on 1T1R (1-transistor-1-resistor) cells, as displayed in Figure 1. In each cell of the memory, an NMOS transistor in series with the MIM resistor was placed so as to be able to select a specific cell and to limit the current that flows through the memory element, preventing an eventual hard breakdown (15). The MIM stacks presented a TiN/a-HfO₂/Ti/TiN structure, with the Ti layer below the top electrode. The hafnia layer is amorphous and has a thickness of 8 nm. On the other hand, each TiN electrode features 150 nm thickness and the Ti interface layer spanned 7 nm. Each device occupies an area of 75 x 75 μm². The dielectric was deposited by Atomic Layer Deposition (ALD), while the metal films were deposited by magnetron sputtering. The electrical characteristics were acquired by using a Keithley SCS-4200A and comprised DC and small-signal experiments. The latter were run by applying an AC voltage of 30 mV superimposed to the DC signal, with a fixed frequency of 100 kHz. The bias voltage was supplied to the top electrode, while the bottom electrode was grounded.




Figure 1. Schematic representation of the 4 kbit array composed by 1T1R cells.

Results and Discussion

An exhaustive electrical characterization was performed on a moderately large set of devices, including current-voltage, small-signal cycles, memory maps and endurance tests. The forming process is shown in Figure 2a: the current progressively increases until it reaches a current limit set to 1.4 mA. At that moment, a conductive filament is formed. It was necessary to restrict the maximum current because otherwise the devices break down irreversibly. Figure 2b depicts 87 I-V cycles which show 3 different stages during the series. During the first 6 cycles the behavior was quite erratic, probably as a result of the initial instability of the conductive filament. The next 56 cycles were much more repetitive, although it can be seen a progressive displacement of current values. The

experiment finished with 25 cycles which presented symptoms of stress, given that the transitions were very abrupt and the HRS/LRS levels fluctuated excessively.




Figure 2. Example of electroforming process (a). 87 I-V cycles with 3 different switching stages (b).

Continuing with I-V characteristics, in Figure 3a a group of nested cycles is represented. They were obtained by applying voltage sweeps where each one completed a set/reset transition. The state transitions were performed alternately, while the voltage levels increased after each cycle. These cycles prove the excellent properties of the devices, in particular the easy control of the intermediate states. The I-V memory map presented in Figure 3b shows that the set transition is more abrupt than the reset one. This could be explained by the fact that the rupture of the filament occurs gradually, whilst the formation is abrupt. The procedure to measure I-V memory maps in RRAMs consists of applying a sequence of programming voltage pulses, while alternating a read pulse at a fixed voltage (here it is 0.1 V) between programming pulses (17). Afterwards, each point in the graph is understood as the current read at 0.1 V vs. the previously applied programming voltage. Memory maps are the RRAM equivalent to ferromagnetic hysteresis cycles, where every state depends on the history of precedent states.




Figure 3. Nested cycles (a), where the voltage level increased for each set/reset cycle. I-V memory map (b).




Figure 4. Accumulative I-V cycles. Erasing cycles (a). Writing cycles (b).

To demonstrate the analogical control of the conductance of RRAMs, we performed some writing/erasing tests. These tests were designed to be either accumulative or incremental. In the former, the first step is to apply the opposite transition from that of the experiment, to assure a start from a full initial state. After that, the corresponding write/erase cycles are run while their effects are accumulated. They are synonymous with set/reset cycles with voltage limits. On the contrary, the incremental cycles add a change to the opposite transition after each cycle, which implies that every write/erase begins at the same level. An example of accumulative I-V cycles is depicted in Figure 4. It is important to remark that an enveloping cycle was added to demonstrate that a full cycle fits perfectly to the progressive transitions. These tests did not have any current limitation.




Figure 5. Incremental writing/erasing cycles. C-V erasing (a). C-V writing (b). G-V erasing (c). G-V writing (d).

As it was proved before (18), the study in terms of ac parameters, i.e., the admittance behavior of RRAM, provides relevant information about resistive switching phenomena. To do that, a small signal of 30 mV and 100 kHz was overlapped to the dc. For the sake of exemplification, we include some C-V and G-V incremental writing/erasing cycles in Figure 5. It is remarkable the ease of control of a potential myriad of levels ranging between HRS and LRS. These characteristics strongly enable the already met objective of building neuromorphic systems with these devices (15). Another interesting characteristic of these devices is the considerably narrow voltage range, not even reaching 1 V in either polarity. Thus, the reduced power consumption is another significant, crucial and desired advantage in this case.

Following the same method as in Figure 3a, there are illustrated some nested cycles in Figure 6. The reason for the negative capacitance values was proposed in the literature by relating the properties of the conductive filaments with a theoretical model which states that a device in that situation acts as a capacitance in parallel with a resistance in series with an inductance (18, 19).




Figure 6. C-V nested cycles (a). G-V nested cycles (b).




Figure 7. I-V endurance experiment (a). Calculated resistance values of the endurance experiment (b). The total number of cycles was 2048.

Furthermore, the endurance of the devices was evaluated by applying voltage pulses in order to modify alternately the state to HRS and LRS during a considerable number of cycles. The results of an endurance experiment are shown in Figure 7a, where the set and reset pulses feature an amplitude of 0.6 V and -0.8 V, respectively. Besides, in Figure 7b the plotted resistance values exhibited an enlarging HRS vs. LRS ratio as the resistance in HRS was increasing along the iterations.

Conclusions

An extensive performance study in TiN/a-HfO₂/Ti/TiN devices was carried out. The dielectric composition resulted in a great yield of the resistive memories, which present a wide functional window of approximately an order of magnitude between high and low resistance states when measuring the current values at 0.1 V. Both DC and small-signal experiments showed the ease of control of the multilevel states, thus empowering its suitability for neuromorphic circuits. In addition, the good endurance results and low power consumption of the samples may indicate a large cycle durability with good behavior, where the resistance window augmented stepwisely across the experiment. These results reinforce the prospects of these thoroughly designed devices.

Acknowledgments

This work was funded by the Spanish Ministry of Science, Innovation and Universities grant TEC2017-84321-C4-2-R, with support of Feder funds, and the Deutsche Forschungsgemeinschaft (German Research Foundation) with Project-ID 434434223-SFB1461 and by the Federal Ministry of Education and Research of Germany under grant number 16ES1002.

References

1. C. Muller, in *Ferroelectric Dielectrics Integrated on Silicon*, pp. 379-402, John Wiley & Sons, Hoboken, NJ, USA (2013).
2. S. Bandiera and B. Dieny, in *Nanomagnetism: Applications and Perspectives.*, pp. 55-80, Wiley-VCH Verlag GmbH & Co. KGaA, Weinheim, Germany (2017).
3. M. Wuttig and N. Yamada, *Nat. Mater.*, **6** (11), 824-832 (2007).
4. R. Waser and M. Aono, *Nat. Mater.* **6** (11), 833-840 (2007).
5. L. Wang, C. Yang, and J. Wen, *Electron. Mater. Lett.*, **11** (4), 505-543 (2015).
6. S. Munjal and N. Khare, *J. Phys. D. Appl. Phys.* **52** (43), 433002 (2019).
7. H. Jeong and L. Shi, *J. Phys. D. Appl. Phys.*, **52** (2), 023003 (2019).
8. T. Shi, R. Wang, Z. Wu, Y. Sun, J. An, and Q. Liu, *Small Struct.*, 2000109 (2021).
9. A. C. Jasmin, *AIP Conf. Proc.*, **1901** (1), 060004 (2017).
10. F. Zahoor, T. A. Zulkifli, and F. Khanday, *Nanoscale Res. Lett.*, **15** (1), 90 (2020).
11. R. Waser, R. Dittmann, C. Staikov, and K. Szot, *Adv. Mater.*, **21** (25-26), 2632-2663 (2009).
12. V. Gritsenko, T. Perevalov, and D. Islamov, *Phys. Rep.* **613**, 1-20 (2016).

13. T. Perevalov, V. Aliev, V. Gritsenko, A. Saraev, and V. Kaichev, *Microelectron. Eng.* **109**, 21-23 (2013).
14. J. Zhu, T. Zhang, Y. Yang, and R. Huang, *Appl. Phys. Rev.*, **7** (1), 011312 (2020).
15. V. Milo, C. Zambelli, P. Olivo, E. Pérez, M. K. Mahadevaiah, O. G. Ossorio, Ch. Wenger, and D. Ielmini, *APL Mater.* **7** (8), 081120 (2019).
16. E. Pérez, O. G. Ossorio, S. Dueñas, H. Castán, H. García, and Ch. Wenger, *Electronics* **9** (5), 864 (2020).
17. S. Dueñas, H. Castán, K. Kukli, M. Mikkor, and K. Kalam, *ECS Trans.*, **85** (8), 201-205 (2018).
18. H. Castán, S. Dueñas, H. García, O.G. Ossorio, L. A. Domínguez, E. Miranda, M. B. González, and F. Campabadal, *J. Appl. Phys.* **124** (15), 152101 (2018).
19. T. Wakrim, C. Vallée, P. Gonon, C. Mannequin, and A. Sylvestre, *Appl. Phys. Lett.* **108** (5), 053502 (2016).