



Universidad de Valladolid



**ESCUELA DE INGENIERÍAS
INDUSTRIALES**

UNIVERSIDAD DE VALLADOLID

ESCUELA DE INGENIERIAS INDUSTRIALES

Grado en Ingeniería Electrónica Industrial y Automática

Implementación del RV32IM monociclo en VHDL

Autor:

Mendoza González, Jorge

Tutor(es):

**Cáceres Gómez, Santiago
Departamento de Tecnología
Electrónica**

Valladolid, Julio 2022.

Índice de los Anexos

Índice de las figuras	3
Anexo 1: Estándares de la codificación de las instrucciones que realiza el procesador RISC-V.....	5
Anexo 2: Descripción del circuito VHDL del procesador RISC-V	7
1.1 Circuito RISC-V	7
1.2 Circuito del contador de programa.....	12
1.3 Circuito de la memoria de instrucciones.	13
1.3.1 Instrucciones de la Serie de Fibonacci.....	13
1.3.2 Instrucciones de la prueba uno	14
1.4 Circuito del control del procesador	16
1.5 Circuito generador de inmediato.....	17
1.6 Circuito del Banco de registros.....	19
1.7 Circuito del control de la ALU.....	21
1.8 Circuito de la ALU	23
1.9 Circuito de la memoria de datos	31
1.10 Circuito multiplexor	34
1.10.1 Multiplexor 32 bits	34
1.10.2 Multiplexor 10 bits	34
1.11 Circuito sumador.....	35
1.12 Circuito divisor de frecuencia.....	36
1.13 Circuito máquina de estados	37
1.14 Circuito sacar display.....	38
1.15 Circuito display.....	39
1.16 Constraint.....	40
Anexo 3: Descripción de los circuitos multiplicadores en VHDL.....	43
1.1 Circuito del Multiplicador Paralelo CSA.....	43
1.2 Circuito Multiplicador sintetizado por Xilinx.....	45
1.3 Circuito Multiplicador de Árbol de Wallace	46
1.3.1 4 bits	46
Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace.....	51
Bibliografía.....	75

Índice de las figuras

Ilustración 1: El mapa de opcodes de RV32I tiene la estructura de la instrucción, opcodes, tipo de formato y nombres.[1, p. 2.3]..... 5

Ilustración 2: Estándares de instrucciones tipo R para la multiplicación tiene la estructura de la instrucción, opcodes, tipo de formato y nombres.[1, Fig. 4.2] 6

Anexo 1: Estándares de la codificación de las instrucciones que realiza el procesador RISC-V

Para la generación de las instrucciones empleadas en las pruebas de la arquitectura RISC-V se ha usado los estándares de instrucción que se muestran en la Ilustración 1 y la Ilustración 2.

En la Ilustración 1 se observan todos estándares para las instrucciones básicas de la arquitectura RISC-V. En la Ilustración 2 se ven los estándares para las instrucciones de la extensión para las operaciones de multiplicación y división.

31	25	24	20	19	15	14	12	11	7	6	0	
imm[31:12]								rd	0110111		U lui	
imm[31:12]								rd	0010111		U auipc	
imm[20 10:1 11 19:12]								rd	1101111		J jal	
imm[11:0]				rs1	000		rd	1100111		I jalr		
imm[12 10:5]		rs2		rs1	000		imm[4:1 11]	1100011		B beq		
imm[12 10:5]		rs2		rs1	001		imm[4:1 11]	1100011		B bne		
imm[12 10:5]		rs2		rs1	100		imm[4:1 11]	1100011		B blt		
imm[12 10:5]		rs2		rs1	101		imm[4:1 11]	1100011		B bge		
imm[12 10:5]		rs2		rs1	110		imm[4:1 11]	1100011		B bltu		
imm[12 10:5]		rs2		rs1	111		imm[4:1 11]	1100011		B bgeu		
imm[11:0]				rs1	000		rd	0000011		I lb		
imm[11:0]				rs1	001		rd	0000011		I lh		
imm[11:0]				rs1	010		rd	0000011		I lw		
imm[11:0]				rs1	100		rd	0000011		I lbu		
imm[11:0]				rs1	101		rd	0000011		I lhu		
imm[11:5]		rs2		rs1	000		imm[4:0]	0100011		S sb		
imm[11:5]		rs2		rs1	001		imm[4:0]	0100011		S sh		
imm[11:5]		rs2		rs1	010		imm[4:0]	0100011		S sw		
imm[11:0]				rs1	000		rd	0010011		I addi		
imm[11:0]				rs1	010		rd	0010011		I slti		
imm[11:0]				rs1	011		rd	0010011		I sltiu		
imm[11:0]				rs1	100		rd	0010011		I xori		
imm[11:0]				rs1	110		rd	0010011		I ori		
imm[11:0]				rs1	111		rd	0010011		I andi		
0000000		shamt		rs1	001		rd	0010011		I slli		
0000000		shamt		rs1	101		rd	0010011		I srli		
0100000		shamt		rs1	101		rd	0010011		I srai		
0000000		rs2		rs1	000		rd	0110011		R add		
0100000		rs2		rs1	000		rd	0110011		R sub		
0000000		rs2		rs1	001		rd	0110011		R sll		
0000000		rs2		rs1	010		rd	0110011		R slt		
0000000		rs2		rs1	011		rd	0110011		R sltu		
0000000		rs2		rs1	100		rd	0110011		R xor		
0000000		rs2		rs1	101		rd	0110011		R srl		
0100000		rs2		rs1	101		rd	0110011		R sra		
0000000		rs2		rs1	110		rd	0110011		R or		
0000000		rs2		rs1	111		rd	0110011		R and		

Ilustración 1: El mapa de opcodes de RV32I tiene la estructura de la instrucción, opcodes, tipo de formato y nombres.[1, p. 2.3]

Anexo 1: Estándares de la codificación de las instrucciones que realiza el procesador RISC-V

31	25 24	20 19	15 14 12 11	7 6	0	
0000001	rs2	rs1	000	rd	0110011	R mul
0000001	rs2	rs1	001	rd	0110011	R mulh
0000001	rs2	rs1	010	rd	0110011	R mulhsu
0000001	rs2	rs1	011	rd	0110011	R mulhu
0000001	rs2	rs1	100	rd	0110011	R div
0000001	rs2	rs1	101	rd	0110011	R divu
0000001	rs2	rs1	110	rd	0110011	R rem
0000001	rs2	rs1	111	rd	0110011	R remu

Ilustración 2: Estándares de instrucciones tipo R para la multiplicación tiene la estructura de la instrucción, opcodes, tipo de formato y nombres.[1, Fig. 4.2]

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

1.1 Circuito RISC-V

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. USE ieee.std_logic_unsigned.all;
4. use ieee.numeric_std.ALL;
5.
6.
7. entity RiscV is
8.     Port (Reloj : in std_logic;
9.         Reloj2: in STD_LOGIC;
10.         rst: in STD_LOGIC;
11.         num_int: in std_logic;
12.         clk_out, rst_out : out std_logic ;
13.         senales_control: out std_logic_vector(8 downto 0);
14.         display_u : out std_logic_vector(6 downto 0);
15.         hab_display : out std_logic_vector(3 downto 0);
16.         dp: out std_logic;
17.         int_display: in std_logic_vector(2 downto 0));
18.
19.
20. end RiscV;
21.
22. architecture Behavioral of RiscV is
23.
24.     component sacar_display is
25.         Port ( valor: in std_logic_vector(31 downto 0);
26.             num_int: in std_logic;
27.             salida1, salida2, salida3,
28.             salida4: out std_logic_vector(3 downto 0));
29.     end component;
30.
31.     component display is
32.         Port ( Salida : out std_logic_vector(6 downto 0
33.             );
34.             Entrada : in std_logic_vector(3 downto 0);
35.             dp : out std_logic);
36.     end component;
37.
38.     component Multiplexor9 is
39.         port( ent1 : in STD_LOGIC_VECTOR (9 downto 0);
40.             ent2 : in STD_LOGIC_VECTOR (9 downto 0);
41.             sel: in std_logic;
42.             Sal : out STD_LOGIC_VECTOR (9 downto 0));
43.     end component;
44.
45.     component Multiplexor32 is
46.         port( ent1 : in STD_LOGIC_VECTOR (31 downto 0)
47.             ;

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
45.         ent2 : in STD_LOGIC_VECTOR (31 downto 0);
46.         sel: in std_logic;
47.         Sal : out STD_LOGIC_VECTOR (31 downto 0));
48.     end component;
49.
50.     component Sumador_9
51.     port(Ent1 : in STD_LOGIC_vector(9 downto 0);
52.          Ent2 : in STD_LOGIC_vector(9 downto 0);
53.          Sal : out STD_LOGIC_vector(9 downto 0));
54.     end component;
55.
56.     component Contador_programa
57.     Port ( Direccion_in : in STD_LOGIC_VECTOR(9 DOWN
58.         NTO 0);
59.           clk, rst: in STD_LOGIC;
60.           pc : out STD_LOGIC_VECTOR(9 DOWNTO 0));
61.     end component;
62.
63.     component mem_instrucciones
64.     port (
65.         Direccion : in STD_LOGIC_VECTOR(9 DOWNTO 0);
66.         Dato_r : out STD_LOGIC_VECTOR(31 DOWNTO 0));
67.     end component;
68.
69.     component control
70.     Port (instruccion :in std_logic_vector(31 downt
71.         o 0 );
72.           AluFnt,EscReg,EscMem,MemReg,LeerMem,
73.           SaltoCond, SaltoIncond, EscDato,
74.           pc_datol: out std_logic;
75.           ALUop : out std_logic_vector(3 downto 0 );
76.           ContDatoMem : out STD_LOGIC_VECTOR(2 DOWNT
77.         O 0));
78.     end component;
79.
80.     component generador_inmediato
81.     Port ( instruccion : in STD_LOGIC_VECTOR (31 do
82.         wnto 0);
83.           inmediato : out STD_LOGIC_VECTOR (31 downt
84.         o 0));
85.     end component;
86.
87.     component Registro
88.     Port (      instruccion : in STD_LOGIC_VECTOR(31
89.         DOWNTO 0);
90.           Dato_s1 : out STD_LOGIC_VECTOR(31 DOWNTO 0
91.         );
92.           Dato_s2 : out STD_LOGIC_VECTOR(31 DOWNTO 0
93.         );
94.           Dato_escritura : in STD_LOGIC_VECTOR(31 DO
95.         WNTO 0);
96.           clk : in STD_LOGIC; -- Escritura sincrona
97.           hw : in STD_LOGIC); -- Habilita escritura
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```

87.     end component;
88.
89.     component ALU
90.     Port ( instruccion : in STD_LOGIC_VECTOR(31 DOWN
NTO 0);
91.           ALU_control : in STD_LOGIC_VECTOR(4 DOWNTO
0);
92.           Dato1 : in STD_LOGIC_VECTOR(31 DOWNTO 0);
93.           Dato2 : in STD_LOGIC_VECTOR(31 DOWNTO 0);
94.           zero : out STD_LOGIC;
95.           Resultado : out STD_LOGIC_VECTOR(31 DOWNTO
0));
96.     end component;
97.
98.     component ALU_control
99.     Port ( instruccion: in std_logic_vector (31
downto 0);
100.          ALUop: in std_logic_vector (3 downto 0);
101.          ALU: out std_logic_vector (4 downto 0));
102.     end component;
103.
104.     component Memoria_datos is
105.     Port ( Entrada : in STD_LOGIC_VECTOR(11 DO
WNTO 0);
106.          ContDatoMem : in STD_LOGIC_VECTOR(2 DOWNT
O 0);
107.          Dato_s : out STD_LOGIC_VECTOR(31 DOWNTO 0
);
108.          Dato_escritura : in STD_LOGIC_VECTOR(31 D
OWNTO 0);
109.          hr :in STD_LOGIC; -- Habilita lectura
110.          clk : in STD_LOGIC; -- Escritura sincrona
111.          hw : in STD_LOGIC); -- Habilita escritura
112.     end component;
113.
114.     component Maquina_estados is
115.     Port (clk: in std_logic;
116.          aux: out std_logic_vector(1 downto 0));
117.     end component;
118.
119.     component divisor_frecuencia is
120.     Port (clk: in std_logic;
121.          clk2: out std_logic);
122.     end component;
123.
124.     -- Señales
125.     signal pc_ent, pc_sal, res_sum1, res_inm,
pc_int : STD_LOGIC_VECTOR(9 DOWNTO 0);
126.     signal instruccion: std_logic_vector(31 downto 0);
127.     --signal addr: std_logic_vector(9 downto 0);
128.     signal inm : std_logic_vector(31 downto 0);
129.     signal dato1, dato2, dato_Alu_1, dato_alu_2,
dato_esc, res_alu, jal,

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```

    pc_mux, dato_leidoM, MuxS: std_logic_vector(31 downto
0);
130.    signal AluF, EscR, EscM, MemR, LeerM, SaltoC, and1,
saltoInc, EscData, cero, PC_datol: std_logic;
131.    signal ALUo : std_logic_vector(3 downto 0 );
132.    signal ALUp : std_logic_vector(4 downto 0 );
133.    signal ContDatoMem : std_logic_vector(2 downto 0 )
;
134.
135.    signal valor_display : std_logic_vector(3 downto 0
);
136.    signal valor_int1, valor_int2, valor_int3,
valor_int4 : std_logic_vector(3 downto 0);
137.    signal aux : std_logic_vector(1 downto 0) := "00";
138.    signal clk2 : std_logic;
139.    signal display_pre : std_logic_vector(31 downto 0)
;
140. begin
141.
142.    A1: Contador_programa port map (pc_ent, Reloj, rst,
pc_sal);
143.
144.    A2: mem_instrucciones port map (pc_sal, instruccion)
;
145.    A3: control port map (instruccion, AluF, EscR, EscM,
MemR, LeerM, SaltoC, saltoInc, EscData, pc_datol,
ALUo, ContDatoMem);
146.    A4: generador_inmediato port map (instruccion,
inm);
147.
148.    A5: Registro port map (instruccion, dato1, dato2,
dato_esc, reloj, EscR);
149.
150.    A6: ALU_control port map (instruccion, ALUo,
ALUp);
151.    M1: Multiplexor32 port map (dato2, inm, AluF,
dato_alu_2);
152.    pc_mux <= "000000000000000000000000" & pc_sal;
153.    M2: Multiplexor32 port map (dato1, pc_mux,
PC_datol, dato_alu_1);
154.    A7: ALU port map (instruccion, ALUp, dato_alu_1,
dato_alu_2, cero, res_alu);
155.    A8: Memoria_datos port map ( res_alu(11 downto 0),
ContDatoMem, dato_leidoM, dato2, LeerM, Reloj, EscM);
156.    M3: Multiplexor32 port map (res_alu, dato_leidoM,
MemR, MuxS);
157.    and1 <= SaltoC and cero;
158.    S0: sumador_9 port map ("0000000010", pc_sal,
res_sum1);
159.    S1: sumador_9 port map (inm(9 downto 0), pc_sal,
res_inm);
160.    M4: Multiplexor9 port map (res_sum1, res_inm, and1,
pc_int);

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
161.     M5: Multiplexor9 port map(pc_int,
    res_alu(9 downto 0), saltoInc, pc_ent);
162.     jal <= ("00000000000000000000" & res_sum1);
163.     M6: Multiplexor32 port map(MuxS, jal, SaltoInc,
    dato_esc);
164.
165.     --Mostrar por display
166.
167.     display_pre <= res_alu when int_display = "000" e
    lse
168.     "00000000000000000000" & pc_sal when int_display ="
    001" else
169.     dato1 when int_display ="010" else
170.     dato2 when int_display ="011"else
171.     dato_leidoM when int_display ="100"else
172.     inm when int_display ="101"else
173.     instruccion when int_display ="110" else
174.     dato_alu_2 when int_display ="111";
175.
176.     O1: sacar_display port map(display_pre, num_int,
    valor_int1, valor_int2, valor_int3, valor_int4);
177.     maq0: divisor_frecuencia port map(Reloj2, clk2);
178.     maq1: Maquina_estados port map(clk2, aux);
179.
180.
181.     valor_display <= valor_int1 when aux = "00" else
182.     valor_int2 when aux = "01" else
183.     valor_int3 when aux = "10" else
184.     valor_int4 when aux = "11" else
185.     "0000";
186.
187.     hab_display <= "1110" when aux = "00" else
188.     "1101" when aux = "01" else
189.     "1011" when aux = "10" else
190.     "0111" when aux = "11" else
191.     "0000";
192.
193.     O2: display port map(display_u, valor_display,
    dp);
194.
195.     -- Mostrar por LEDs
196.     senales_control <= AluF & EscR & EscM & MemR & Lee
    rM & SaltoC & saltoInc & EscData & pc_datol;
197.     clk_out <= Reloj;
198.     rst_out <= rst;
199.
200. end Behavioral;
```

1.2 Circuito del contador de programa

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4.
5. entity Contador_programa is
6.     Port ( Direccion_in : in STD_LOGIC_VECTOR(9 DOWNT0
7.         0);
8.           clk, rst: in STD_LOGIC;
9.           pc : out STD_LOGIC_VECTOR(9 DOWNT0 0));
10. end Contador_programa;
11.
12. architecture Behavioral of Contador_programa is
13.     signal pc_AUX : STD_LOGIC_VECTOR(9 DOWNT0 0) := "000000
14.         0000";
15. begin
16.     process (clk, rst)
17.     begin
18.         if rst='1' then
19.             pc_AUX <= "0000000000";
20.         elsif (clk'event and clk='1') then
21.             pc_AUX <= direccion_in;
22.         end if;
23.     end process;
24.     pc <= pc_AUX;
25. end Behavioral;
```

1.3 Circuito de la memoria de instrucciones.

```
1.  library IEEE;
2.      use IEEE.STD_LOGIC_1164.ALL;
3.      use IEEE.std_logic_unsigned.ALL;
4.
5.
6.      entity mem_instrucciones is
7.
8.  Port (      Direccion : in STD_LOGIC_VECTOR(9 DOWNTO 0);
9.
10.      Dato_r : out STD_LOGIC_VECTOR(31 DOWNTO 0));
11.  end mem_instrucciones;
12.
13.  architecture Behavioral of mem_instrucciones is
14.      type memoria_type is array (0 to 511) of std_logic
15.      _vector(31 downto 0);
16.      signal men_inst : memoria_type := (others => X"000
17.      00000");
18.  begin
19.      Dato_r <= men_inst(conv_integer(Direccion(9 downto
20.      1)));
21.  end Behavioral;
```

1.3.1 Instrucciones de la Serie de Fibonacci

```
1.  X"00000237", --0
2.  X"000A02B7", --2
3.  X"00C2D29B", --4
4.  X"00000437", --6
5.  X"000013B7", --8
6.  X"00C3D39B", --10
7.  X"00802223", --12
8.  X"00702423", --14
9.  X"00428763", --16
10. X"000384B3", --18
11. X"008383B3", --20
12. X"00048433", --22
13. X"00722623", --24
14. X"00420213", --26
15. x"01000FE7", --28
```

1.3.2 Instrucciones de la prueba uno

```
1. X"000000B7", --0
2. X"00000963", --2
3. X"02009263", --4
4. X"0220CB63", --6
5. X"04115463", --8
6. X"04116C63", --10
7. X"0600F663", --12
8. X"00000FE7", --14
9. X"00000000", --16
10. X"00000000", --18
11. X"00418133", --20/10
12. X"404100B3",
13. X"00429333",
14. X"005323B3",
15. X"007444B3",
16. X"00625533",
17. X"40625533",
18. X"00A36633",
19. X"00A376B3",
20. X"004000E7", --38
21. X"00f18113", --40
22. X"0901A193",
23. X"0881D113",
24. X"1704E313",
25. X"4AF77293",
26. X"003E1293",
27. X"003E5313",
28. X"403E5393",
29. X"006000E7",
30. X"00000000",
31. X"005021A3", --60
32. X"0070A2A3",
33. X"00812323",
34. X"00B1A3A3",
35. X"00B18423",
36. X"00B194A3",
37. X"008000E7",
38. X"00000000",
39. X"00000000",
40. X"00000000",
41. X"0CD00303", --80
42. X"0CD04383",
43. X"0CF01403",
44. X"0CF05483",
45. X"0D002503",
46. X"00A000E7",
47. X"00000000",
48. X"00000000",
49. X"00000000",
50. X"00000000",
51. X"036A8BB3", --100
```


Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
52.x"036A9C33",
53.X"036AACB3",
54.X"036ABD33",
55.x"02C7C833",
56.X"02C959B3",
57.X"02C7E8B3",
58.X"02C97A33",
59.X"00C000E7",
60.X"00000000",
61.X"0A1D0497",--120
62.X"F87FF46F",--122
```

1.4 Circuito del control del procesador

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity control is
5.     Port (instruccion :in std_logic_vector(31 downto 0 )
6.         ;
7.         AluFnt, EscReg, EscMem, MemReg, LeerMem,
8.         SaltoCond, SaltoIncond, EscDato,
9.         PC_datol: out std_logic;
10.        ALUop : out std_logic_vector(3 downto 0 );
11.        ContDatoMem : out STD_LOGIC_VECTOR(2 DOWNT0 0)
12.        );
13. end control;
14.
15. architecture Behavioral of control is
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33.
34.
35.
36.
37.
38.
39.
40.
41.
42.
43.
44.
45.
46.
47.
48.
49.
50.
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
61.
62.
63.
64.
65.
66.
67.
68.
69.
70.
71.
72.
73.
74.
75.
76.
77.
78.
79.
80.
81.
82.
83.
84.
85.
86.
87.
88.
89.
90.
91.
92.
93.
94.
95.
96.
97.
98.
99.
100.
101.
102.
103.
104.
105.
106.
107.
108.
109.
110.
111.
112.
113.
114.
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
126.
127.
128.
129.
130.
131.
132.
133.
134.
135.
136.
137.
138.
139.
140.
141.
142.
143.
144.
145.
146.
147.
148.
149.
150.
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
163.
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
217.
218.
219.
220.
221.
222.
223.
224.
225.
226.
227.
228.
229.
230.
231.
232.
233.
234.
235.
236.
237.
238.
239.
240.
241.
242.
243.
244.
245.
246.
247.
248.
249.
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
260.
261.
262.
263.
264.
265.
266.
267.
268.
269.
270.
271.
272.
273.
274.
275.
276.
277.
278.
279.
280.
281.
282.
283.
284.
285.
286.
287.
288.
289.
290.
291.
292.
293.
294.
295.
296.
297.
298.
299.
300.
301.
302.
303.
304.
305.
306.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.
319.
320.
321.
322.
323.
324.
325.
326.
327.
328.
329.
330.
331.
332.
333.
334.
335.
336.
337.
338.
339.
340.
341.
342.
343.
344.
345.
346.
347.
348.
349.
350.
351.
352.
353.
354.
355.
356.
357.
358.
359.
360.
361.
362.
363.
364.
365.
366.
367.
368.
369.
370.
371.
372.
373.
374.
375.
376.
377.
378.
379.
380.
381.
382.
383.
384.
385.
386.
387.
388.
389.
390.
391.
392.
393.
394.
395.
396.
397.
398.
399.
400.
401.
402.
403.
404.
405.
406.
407.
408.
409.
410.
411.
412.
413.
414.
415.
416.
417.
418.
419.
420.
421.
422.
423.
424.
425.
426.
427.
428.
429.
430.
431.
432.
433.
434.
435.
436.
437.
438.
439.
440.
441.
442.
443.
444.
445.
446.
447.
448.
449.
450.
451.
452.
453.
454.
455.
456.
457.
458.
459.
460.
461.
462.
463.
464.
465.
466.
467.
468.
469.
470.
471.
472.
473.
474.
475.
476.
477.
478.
479.
480.
481.
482.
483.
484.
485.
486.
487.
488.
489.
490.
491.
492.
493.
494.
495.
496.
497.
498.
499.
500.
501.
502.
503.
504.
505.
506.
507.
508.
509.
510.
511.
512.
513.
514.
515.
516.
517.
518.
519.
520.
521.
522.
523.
524.
525.
526.
527.
528.
529.
530.
531.
532.
533.
534.
535.
536.
537.
538.
539.
540.
541.
542.
543.
544.
545.
546.
547.
548.
549.
550.
551.
552.
553.
554.
555.
556.
557.
558.
559.
560.
561.
562.
563.
564.
565.
566.
567.
568.
569.
570.
571.
572.
573.
574.
575.
576.
577.
578.
579.
580.
581.
582.
583.
584.
585.
586.
587.
588.
589.
590.
591.
592.
593.
594.
595.
596.
597.
598.
599.
600.
601.
602.
603.
604.
605.
606.
607.
608.
609.
610.
611.
612.
613.
614.
615.
616.
617.
618.
619.
620.
621.
622.
623.
624.
625.
626.
627.
628.
629.
630.
631.
632.
633.
634.
635.
636.
637.
638.
639.
640.
641.
642.
643.
644.
645.
646.
647.
648.
649.
650.
651.
652.
653.
654.
655.
656.
657.
658.
659.
660.
661.
662.
663.
664.
665.
666.
667.
668.
669.
670.
671.
672.
673.
674.
675.
676.
677.
678.
679.
680.
681.
682.
683.
684.
685.
686.
687.
688.
689.
690.
691.
692.
693.
694.
695.
696.
697.
698.
699.
700.
701.
702.
703.
704.
705.
706.
707.
708.
709.
710.
711.
712.
713.
714.
715.
716.
717.
718.
719.
720.
721.
722.
723.
724.
725.
726.
727.
728.
729.
730.
731.
732.
733.
734.
735.
736.
737.
738.
739.
740.
741.
742.
743.
744.
745.
746.
747.
748.
749.
750.
751.
752.
753.
754.
755.
756.
757.
758.
759.
760.
761.
762.
763.
764.
765.
766.
767.
768.
769.
770.
771.
772.
773.
774.
775.
776.
777.
778.
779.
780.
781.
782.
783.
784.
785.
786.
787.
788.
789.
790.
791.
792.
793.
794.
795.
796.
797.
798.
799.
800.
801.
802.
803.
804.
805.
806.
807.
808.
809.
810.
811.
812.
813.
814.
815.
816.
817.
818.
819.
820.
821.
822.
823.
824.
825.
826.
827.
828.
829.
830.
831.
832.
833.
834.
835.
836.
837.
838.
839.
840.
841.
842.
843.
844.
845.
846.
847.
848.
849.
850.
851.
852.
853.
854.
855.
856.
857.
858.
859.
860.
861.
862.
863.
864.
865.
866.
867.
868.
869.
870.
871.
872.
873.
874.
875.
876.
877.
878.
879.
880.
881.
882.
883.
884.
885.
886.
887.
888.
889.
890.
891.
892.
893.
894.
895.
896.
897.
898.
899.
900.
901.
902.
903.
904.
905.
906.
907.
908.
909.
910.
911.
912.
913.
914.
915.
916.
917.
918.
919.
920.
921.
922.
923.
924.
925.
926.
927.
928.
929.
930.
931.
932.
933.
934.
935.
936.
937.
938.
939.
940.
941.
942.
943.
944.
945.
946.
947.
948.
949.
950.
951.
952.
953.
954.
955.
956.
957.
958.
959.
960.
961.
962.
963.
964.
965.
966.
967.
968.
969.
970.
971.
972.
973.
974.
975.
976.
977.
978.
979.
980.
981.
982.
983.
984.
985.
986.
987.
988.
989.
990.
991.
992.
993.
994.
995.
996.
997.
998.
999.
1000.

```

1.5 Circuito generador de inmediato

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use ieee.numeric_std.ALL;
4. use IEEE.STD_LOGIC_UNSIGNED.ALL;
5.
6.
7. entity generador_inmediato is
8.     Port ( instruccion : in STD_LOGIC_VECTOR (31 downt
          o 0));
9.         inmediato : out STD_LOGIC_VECTOR (31 downto
          0));
10. end generador_inmediato;
11.
12. architecture Behavioral of generador_inmediato is
13.     constant TR:  std_logic_vector(3 downto 0):="0110
          ";
14.     constant TIn:  std_logic_vector(3 downto 0):="001
          0";
15.     constant TL:  std_logic_vector(3 downto 0):="0000
          ";
16.     constant TS:  std_logic_vector(3 downto 0):="0100
          ";
17.     constant TB:  std_logic_vector(3 downto 0):="1100
          ";
18.     constant LUI:  std_logic_vector(3 downto 0):="011
          1";
19.     constant AUIPC:  std_logic_vector(3 downto 0):="0
          011";
20.     constant JAL:  std_logic_vector(3 downto 0):="110
          1";
21. begin
22.
23.     process(instruccion)
24.         variable identificador: STD_LOGIC_VECTOR (3 downt
          o 0);
25.         begin
26.
27.             identificador:= instruccion(6) & instruccion(
          5) & instruccion(4) & instruccion(2);
28.
29.             if((identificador = TL) or (identificador = T
          In)) then
30.                 if(instruccion(31)='1') then
31.                     inmediato <= "1111111111111111111" &
          instruccion(31 downto 20);
32.                 else
33.                     inmediato <= "00000000000000000000" &
          instruccion(31 downto 20);
34.                 end if;
35.             elsif(identificador = TS) then
36.                 if(instruccion(31)='1') then

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
37.         inmediato <= "11111111111111111111" &
instruccion(31 downto 25) & instruccion(11 downto 7);
38.         else
39.             inmediato <= "00000000000000000000" &
instruccion(31 downto 25) & instruccion(11 downto 7);
40.         end if;
41.         elsif(identificador = TB) then
42.             if(instruccion(31)='1') then
43.                 inmediato <= "11111111111111111111" &
instruccion(31) & instruccion(7) & instruccion(30 down
to 25) & instruccion(11 downto 8) & '0';
44.             else
45.                 inmediato <= "00000000000000000000" &
instruccion(31) & instruccion(7) & instruccion(30 down
to 25) & instruccion(11 downto 8) & '0';
46.             end if;
47.         elsif(identificador = LUI or identificador =
AUIPC) then
48.             inmediato <= instruccion(31 downto 12) &
"00000000000000";
49.         elsif(identificador = JAL) then
50.             if(instruccion(3) = '1') then
51.                 if(instruccion(31)='1') then
52.                     inmediato <= "1111111111" & inst
ruccion(31) & instruccion(19 downto 12) & instruccion(
20) & instruccion(30 downto 21) & '0';
53.                 else
54.                     inmediato <= "000000000000" & inst
ruccion(31) & instruccion(19 downto 12) & instruccion(
20) & instruccion(30 downto 21) & '0';
55.                 end if;
56.             elsif(instruccion(3) = '0') then
57.                 if(instruccion(31)='1') then
58.                     inmediato <= "11111111111111111111
1" & instruccion(31 downto 20);
59.                 else
60.                     inmediato <= "00000000000000000000
0" & instruccion(31 downto 20);
61.                 end if;
62.             end if;
63.
64.         else
65.             inmediato <= "0000000000000000000000000000
00000";
66.         end if;
67.     end process;
68. end Behavioral;
```

1.6 Circuito del Banco de registros

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.std_logic_unsigned.ALL;
4.
5.
6. entity Registro is
7. Port (      instruccion : in STD_LOGIC_VECTOR(31 DOWNT0
      0);
8.          Dato_s1 : out STD_LOGIC_VECTOR(31 DOWNT0 0)
9.          ;
10.         Dato_s2 : out STD_LOGIC_VECTOR(31 DOWNT0 0)
11.         ;
12.         Dato_escritura : in STD_LOGIC_VECTOR(31 DO
WNT0 0);
13.         clk : in STD_LOGIC; -- Escritura sincrona
14.         hw : in STD_LOGIC); -- Habilita escritura
15. end Registro;
16.
17. architecture Behavioral of Registro is
18.     type registros_type is array (31 downto 0) of std
19.     _logic_vector(31 downto 0);
20.     signal Dir_lectural1 : STD_LOGIC_VECTOR(4 DOWNT0 0
21.     );
22.     signal Dir_lectura2 :  STD_LOGIC_VECTOR(4 DOWNT0
23.     0);
24.     signal Dir_escritura :  STD_LOGIC_VECTOR(4 DOWNT0
25.     0);
26.
27.     signal men_registros : registros_type := ( X"0000
28.     0010", --31
29.
30.         X"0000000A",
31.         X"00058001",
32.         X"00F0FFFF",
33.         X"AAAA0AAA",
34.         X"CC10C0CC",
35.         x"00001200", -
36.         -25
37.         X"000200A0",
38.         X"00000001",
39.         X"FF05410F",
40.         X"AAA0000A",
41.         X"CC10246C", -
42.         -20
43.         x"00001020",
44.         X"000000BA",
45.         X"0000D010",
46.         X"0FEDF00F",
47.         X"A0AA543A", -
48.         -15
49.         X"C222222C",
50.         x"00130120",

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
40.                                     X"0000000A",
41.                                     X"00000001",
42.                                     X"FF784F0F", -
-10
43.                                     X"0AA45AAA",
44.                                     X"C0C12CCC",
45.                                     x"00040120",
46.                                     X"0000000A",
47.                                     X"00000501", -
-5
48.                                     X"FF1850FF",
49.                                     X"AAAAAA0A",
50.                                     X"CC165CC0",
51.                                     x"00000000",
52.                                     x"00000000");
53. begin
54.     process (clk, instruccion)
55.     begin
56.         if (clk'event and clk = '1') then
57.             if (hw='1') then
58.                 if (Dir_escritura /= "00000") then
59.                     men_registros(conv_integer(Di
r_escritura))<= dato_escritura;
60.                     end if;
61.                 end if;
62.             end if;
63.         end process;
64.
65.         Dir_lectural1 <= instruccion(19 DOWNT0 15);
66.         Dir_lectura2 <= instruccion(24 DOWNT0 20);
67.         Dir_escritura <= instruccion(11 DOWNT0 7);
68.         Dato_s1 <= men_registros(conv_integer(Dir_lectura
1));
69.         Dato_s2 <= men_registros(conv_integer(Dir_lectura
2));
70.
71. end Behavioral;
```

1.7 Circuito del control de la ALU

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity ALU_control is
5.     Port (      instruccion: in std_logic_vector (31 downto
        o 0));
6.             ALUop: in std_logic_vector (3 downto 0);
7.             ALU: out std_logic_vector (4 downto 0));
8. end ALU_control;
9.
10. architecture Behavioral of ALU_control is
11.     signal funct3: std_logic_vector (2 downto 0);
12.     signal opcode: std_logic_vector (6 downto 0);
13.     signal funct7: std_logic_vector (6 downto 0);
14.
15.     constant TR:  std_logic_vector(3 downto 0) := "0110
        ";
16.     constant TIn:  std_logic_vector(3 downto 0) := "001
        0";
17.     constant TL:  std_logic_vector(3 downto 0) := "0000
        ";
18.     constant TS:  std_logic_vector(3 downto 0) := "0100
        ";
19.     constant TB:  std_logic_vector(3 downto 0) := "1100
        ";
20.     constant LUI:  std_logic_vector(3 downto 0) := "011
        1";
21.     constant AUIPC:  std_logic_vector(3 downto 0) := "0
        011";
22.     constant JAL:  std_logic_vector(3 downto 0) := "110
        1";
23. begin
24.     funct3 <= instruccion(14 downto 12);
25.     opcode <= instruccion(6 downto 0);
26.     funct7 <= instruccion(31 downto 25);
27.     process(instruccion, ALUop, funct7, funct3,
        opcode)
28.     begin
29.         if(ALUop = TR) then
30.             if(funct7(0) = '1') then --multiplicacion
                TM
31.                 ALU <= (funct3(2) and funct3(1)) &
                    (funct3(2) and not(funct3(1))) & ((not(funct3(2)) and
                    funct3(0)) or funct3(1)) & ((not(funct3(2)) and funct
                    3(1)) or (funct3(2) and funct3(1)) or (funct3(1) and f
                    unct3(0))) & ((funct3(1) and (funct3(2) or funct3(0)))
                    or (not(funct3(2)) and (funct3(0) or not(funct3(1))))
                    or (not(funct3(1) and funct3(0))));
32.             elsif(funct7(4) = '1') then -- ROR ROL
33.                 ALU <= "100" & funct3(2)& (funct3(2)
                    and funct3(0));

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
34.         else -- originales R
35.             ALU <= funct3 & funct7(5) & funct7(0)
36.         ;
37.         end if;
38.         elsif(ALUop = TIn) then -- tipo I
39.             ALU <= funct3 & "00";
40.         elsif(ALUop = TB) then -- Tipo B
41.             ALU <= funct3(0) & (funct3(2) or funct3(
1)) & (funct3(2) and funct3(1)) & not(funct3(2)) & '1'
42.         ;
43.         elsif(ALUop = TS or ALUop = TL) then -- Tipo
L o S
44.             ALU <= "00000";
45.         elsif(ALUop = LUI) then --LUI
46.             ALU <= "11111";
47.         elsif(ALUop = LUI) then
48.             ALU <= "00000";
49.         elsif(ALUop = JAL) then --Tipo J
50.             if(instruccion(3)='1') then --JALR
51.                 ALU <= "11011";
52.             elsif(instruccion(3)='0') then --JAL
53.                 ALU <= "11010";
54.             end if;
55.         end if;
56.     end process;
57. end Behavioral;
```


1.8 Circuito de la ALU

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. USE ieee.std_logic_unsigned.all;
4. use ieee.numeric_std.ALL;
5.
6. entity ALU is
7.     Port ( instruccion : in STD_LOGIC_VECTOR(31 DOWNT0
8.         0);
9.         ALU_control : in STD_LOGIC_VECTOR(4 DOWNT0 0)
10.        ;
11.        Dato1 : in STD_LOGIC_VECTOR(31 DOWNT0 0);
12.        Dato2 : in STD_LOGIC_VECTOR(31 DOWNT0 0);
13.        zero : out STD_LOGIC;
14.        Resultado : out STD_LOGIC_VECTOR(31 DOWNT0 0)
15.    );
16. end ALU;
17.
18. architecture Behavioral of ALU is
19.     --Operaciones matematicas
20.     constant Suma : std_logic_vector(4 downto 0):="00
21.         000";-- Suma
22.     constant Resta : std_logic_vector(4 downto 0):="0
23.         0010";-- Resta
24.     --Operaciones logicas
25.     constant op_and : std_logic_vector(4 downto 0):="
26.         11100";-- Operacion AND
27.     constant op_or : std_logic_vector(4 downto 0):="1
28.         1000";-- Operacion OR
29.     constant op_XOR : std_logic_vector(4 downto 0):="
30.         10000";-- Operacion XOR
31.     --Desplazamientos y rotaciones
32.     constant op_SRA : std_logic_vector(4 downto 0):="
33.         10110";-- desplazamiento aritmetico a la derecha
34.     constant op_SRL : std_logic_vector(4 downto 0):="
35.         10100";-- desplazamiento logico a la derecha
36.     constant op_SLL : std_logic_vector(4 downto 0):="
37.         00100";-- desplazamiento logico a la izquierda
38.     constant op_ROL : std_logic_vector(4 downto 0):="
39.         10001";-- Rotacion a la izquierda
40.     constant op_ROR : std_logic_vector(4 downto 0):="
41.         10010";-- Rotacion a la derecha
42.     --Comparaciones
43.     constant op_SLTU : std_logic_vector(4 downto 0):=
44.         "01100";-- A<B escribe en el destino 1 si se cumple
45.         la condicion, 0 si no lo cumple.(sin signo)
46.     constant op_SLT : std_logic_vector(4 downto 0):="
47.         01000";-- escribe en el destino 1 si se cumple la
48.         condicion, 0 si no lo cumple.(con signo)
49.     --Multiplicacion y division
50.
51.     --Comparaciones Salida Salt cond

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
35.     constant op_BLT : std_logic_vector(4 downto 0) := "
    01011";--A>=B
36.     constant op_BGEU : std_logic_vector(4 downto 0) :=
    "11101";--
37.     constant op_BGE : std_logic_vector(4 downto 0) := "
    11001";--
38.     constant op_BLTU : std_logic_vector(4 downto 0) :=
    "01101";--
39.     constant op_Bne : std_logic_vector(4 downto 0) := "
    10011";--A/=B
40.     constant op_Beq : std_logic_vector(4 downto 0) := "
    00011";--A=B
41.
42.     --JAL y JALR
43.     constant op_JAL : std_logic_vector(4 downto 0) := "
    11010";-- JAL
44.     constant op_JALR : std_logic_vector(4 downto 0) :=
    "11011";-- JALR
45.
46.     -- Funciones de multiplicacion
47.     constant op_MUL : std_logic_vector(4 downto 0) := "
    00001";-- MultiplicaciÃ³n parte baja
48.     constant op_Mulh : std_logic_vector(4 downto 0) :=
    "00101";-- MultiplicaciÃ³n parte alta signed
49.     constant op_Mulhu : std_logic_vector(4 downto 0) :
    ="00111";-- MultiplicaciÃ³n parte alta unsigned
50.     constant op_Mulhsu : std_logic_vector(4 downto 0)
    := "00110";-- MultiplicaciÃ³n parte alta
    signed*unsigned
51.     constant op_div : std_logic_vector(4 downto 0) := "
    01001";-- DivisiÃ³n signed
52.     constant op_divu : std_logic_vector(4 downto 0) :=
    "01010";-- DivisiÃ³n unsigned
53.     constant op_rem : std_logic_vector(4 downto 0) := "
    01110";-- Resto signed
54.     constant op_remu : std_logic_vector(4 downto 0) :=
    "01111";-- Resto unsigned
55.
56.     -- Funciones especiales
57.     constant op_LUI : std_logic_vector(4 downto 0) := "
    11111";
58.
59.
60. begin
61.     process(Dato1, Dato2, ALU_control,instruccion)
62.         variable Result: STD_LOGIC_VECTOR(31 DOWNT0 0
        );
63.         variable Res_mul: STD_LOGIC_VECTOR(63 DOWNT0
        0);
64.     begin
65.
66.         if(ALU_control=suma) then
67.             Result := Dato1 + Dato2;
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
68.
69.          if(Result="00000000000000000000000000000000
    00") then
70.              zero <= '0';
71.          else
72.              zero <= '1';
73.          end if;
74.
75.          elsif (ALU_control=resta) then
76.              Result:= Dato1 - Dato2;
77.              if(Result="00000000000000000000000000000000
    00") then
78.                  zero <= '0';
79.              else
80.                  zero <= '1';
81.              end if;
82.
83.          elsif (ALU_control=op_and) then
84.              Result:= Dato1 and Dato2;
85.              if(Result="00000000000000000000000000000000
    00") then
86.                  zero <= '0';
87.              else
88.                  zero <= '1';
89.              end if;
90.
91.          elsif (ALU_control=op_or) then
92.              Result:= Dato1 or Dato2;
93.              if(Result="00000000000000000000000000000000
    00") then
94.                  zero <= '0';
95.              else
96.                  zero <= '1';
97.              end if;
98.
99.          elsif (ALU_control=op_xor) then
100.              Result:= Dato1 xor Dato2;
101.              if(Result="00000000000000000000000000000000
    000") then
102.                  zero <= '0';
103.              else
104.                  zero <= '1';
105.              end if;
106.
107.          elsif (ALU_control = op_SLT) then
108.              if( signed(Dato1) < signed(Dato2) ) then
109.                  Result:= "0000000000000000000000000000
    000001";
110.                  zero <= '1';
111.              else
112.                  Result:= "0000000000000000000000000000
    000000";
113.                  zero <= '0';
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```

114.         end if;
115.
116.     elsif (ALU_control = op_SLTU) then
117.         if( unsigned(Dato1) < unsigned(Dato2) )
            then
118.             Result:= "00000000000000000000000000000000";
                000001";
119.                 zero <= '1';
120.             else
121.                 Result:= "00000000000000000000000000000000";
                    000000";
122.                     zero <= '0';
123.             end if;
124.
125.     elsif (ALU_control=op_SRA) then
126.         Result:= std_logic_vector(shift_right(signed(dato1), to_integer(unsigned(dato2))));
127.         if(Result="00000000000000000000000000000000"
            000") then
128.             zero <= '0';
129.         else
130.             zero <= '1';
131.         end if;
132.
133.     elsif (ALU_control=op_SRL) then
134.         Result:= std_logic_vector(shift_right(unsigned(dato1), to_integer(unsigned(dato2))));
135.         if(Result="00000000000000000000000000000000"
            000") then
136.             zero <= '0';
137.         else
138.             zero <= '1';
139.         end if;
140.
141.     elsif (ALU_control=op_SLL) then
142.         Result:= std_logic_vector(shift_left(unsigned(dato1), to_integer(unsigned(dato2))));
143.         if(Result="00000000000000000000000000000000"
            000") then
144.             zero <= '0';
145.         else
146.             zero <= '1';
147.         end if;
148.
149.     elsif (ALU_control=op_ROR) then
150.         Result:= std_logic_vector(rotate_right(unsigned(dato1), to_integer(unsigned(dato2))));
151.         if(Result="00000000000000000000000000000000"
            000") then
152.             zero <= '0';
153.         else
154.             zero <= '1';
155.         end if;

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
156.
157.         elsif (ALU_control=op_ROL) then
158.             Result:= std_logic_vector(rotate_left(un
signed(dato1), to_integer(unsigned(dato2))));
159.             if(Result="0000000000000000000000000000
000") then
160.                 zero <= '0';
161.             else
162.                 zero <= '1';
163.             end if;
164.         --JALR
165.         elsif (ALU_control=op_JALR) then
166.             Result:= dato1+ dato2;
167.             if(Result="0000000000000000000000000000
000") then
168.                 zero <= '0';
169.             else
170.                 zero <= '1';
171.             end if;
172.         --JAL
173.         elsif (ALU_control=op_JAL) then
174.             Result:= dato1 + dato2;
175.             if(Result="0000000000000000000000000000
000") then
176.                 zero <= '0';
177.             else
178.                 zero <= '1';
179.             end if;
180.
181.         -- Tipo M
182.         elsif (ALU_control=op_Mul) then
183.             Res_Mul:= dato1 * dato2;
184.             Result:=Res_Mul(31 downto 0);
185.             if(Result="0000000000000000000000000000
000") then
186.                 zero <= '0';
187.             else
188.                 zero <= '1';
189.             end if;
190.
191.         elsif (ALU_control=op_Mulh) then
192.             Res_Mul:=std_logic_vector( signed(dato1)
* signed(dato2));
193.             Result:=Res_Mul(63 downto 32);
194.             if(Result="0000000000000000000000000000
000") then
195.                 zero <= '0';
196.             else
197.                 zero <= '1';
198.             end if;
199.
200.         elsif (ALU_control=op_Mulhu) then
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
201.          Res_Mul:= std_logic_vector(unsigned(dato
202.          1) * unsigned(dato2));
203.          Result:=Res_Mul(63 downto 32);
204.          if(Result="0000000000000000000000000000
205.          000") then
206.              zero <= '0';
207.          else
208.              zero <= '1';
209.          end if;
210.          elsif (ALU_control=op_Mulhsu) then
211.              Res_Mul:= std_logic_vector(to_signed(TO_
212.              INTEGER(signed(dato1)) * TO_INTEGER(unsigned(dato2)),R
213.              es_Mul'length));
214.              Result:=Res_Mul(63 downto 32);
215.              if(Result="0000000000000000000000000000
216.              000") then
217.                  zero <= '0';
218.              else
219.                  zero <= '1';
220.              end if;
221.          elsif (ALU_control=op_divu) then
222.              if Dato1 /= x"00000000" and Dato2 /= x"0
223.              0000000" then
224.                  Result:= std_logic_vector(unsigned(d
225.                  ato1) / unsigned(dato2));
226.                  if(Result="0000000000000000000000000000
227.                  0000000") then
228.                      zero <= '0';
229.                  else
230.                      zero <= '1';
231.                  end if;
232.              end if;
233.          elsif (ALU_control=op_div) then
234.              if Dato1 /= x"00000000" and Dato2 /= x"0
235.              0000000" then
236.                  Result:= std_logic_vector(signed(dat
237.                  o1) / signed(dato2));
238.                  if(Result="0000000000000000000000000000
239.                  0000000") then
240.                      zero <= '0';
241.                  else
242.                      zero <= '1';
243.                  end if;
244.              end if;
245.          elsif (ALU_control=op_rem) then
246.              if Dato1 /= x"00000000" and Dato2 /= x"0
247.              0000000" then
248.                  Result:= std_logic_vector(signed(dat
249.                  o1) rem signed(dato2));
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```

240.                if(Result="00000000000000000000000000
0000000") then
241.                    zero <= '0';
242.                else
243.                    zero <= '1';
244.                end if;
245.            end if;
246.        elsif (ALU_control=op_remu) then
247.            if Dato1 /= x"00000000" and Dato2 /= x"0
0000000" then
248.                Result:= std_logic_vector(unsigned(d
ato1) rem unsigned(dato2));
249.                if(Result="00000000000000000000000000
0000000") then
250.                    zero <= '0';
251.                else
252.                    zero <= '1';
253.                end if;
254.            end if;
255.        elsif(ALU_control=op_LUI) then
256.            Result:= Dato2;
257.            if(Result="000000000000000000000000000000
000") then
258.                zero <= '0';
259.            else
260.                zero <= '1';
261.            end if;
262.        elsif (ALU_control=op_BGEU) then
263.            if(unsigned(Dato1) >= unsigned(Dato2)) t
hen
264.                zero <= '1';
265.            else
266.                zero <= '0';
267.            end if;
268.        elsif (ALU_control=op_BGE) then
269.            if( signed(Dato1) >= signed(Dato2) ) the
n
270.                zero <= '1';
271.            else
272.                zero <= '0';
273.            end if;
274.        elsif (ALU_control=op_BNE) then
275.            if( signed(Dato1) /= signed(Dato2) ) the
n
276.                zero <= '1';
277.            else
278.                zero <= '0';
279.            end if;
280.        elsif (ALU_control=op_BEQ) then
281.            if( signed(Dato1) = signed(Dato2) ) then

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
285.         zero <= '1';
286.     else
287.         zero <= '0';
288.     end if;
289.
290.     elsif (ALU_control=op_BLT) then
291.         if( signed(Dato1) < signed(Dato2) ) then
292.             zero <= '1';
293.         else
294.             zero <= '0';
295.         end if;
296.
297.     elsif (ALU_control=op_BLTU) then
298.         if( unsigned(Dato1) < unsigned(Dato2) )
299.     then
300.             zero <= '1';
301.         else
302.             zero <= '0';
303.         end if;
304.     end if;
305.
306.     Resultado<=result;
307. end process;
308.
309. end Behavioral;
```


1.9 Circuito de la memoria de datos

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.std_logic_unsigned.ALL;
4.
5. entity Memoria_datos is
6. Port (      Entrada : in STD_LOGIC_VECTOR(11 DOWNTO 0);
7.         ContDatoMem : in STD_LOGIC_VECTOR(2 DOWNTO 0
8. );
9.         Dato_s : out STD_LOGIC_VECTOR(31 DOWNTO 0);
10.        Dato_escritura : in STD_LOGIC_VECTOR(31 DOWN
11. TO 0);
12.        hr :in STD_LOGIC; -- Habilita lectura
13.        clk : in STD_LOGIC; -- Escritura sincrona
14.        hw : in STD_LOGIC); -- Habilita escritura
15. end Memoria_datos;
16.
17. architecture Behavioral of Memoria_datos is
18.     type memoria_type is array (0 to 1024) of std_logi
19. c_vector(31 downto 0);
20.     signal men_datos : memoria_type:= (X"000283B3",
21.                                         X"00780A13",
22.                                         X"415A52B3",
23.                                         X"00600093",
24.                                         X"01F30D33",
25.                                         X"FE078BE3",
26.                                         x"000033EF",
27.                                         others => X"907
28. 80A13");-- Datos de la memoria
29.     signal Direccion : std_logic_vector (9 downto 0);
30.     signal posicion : std_logic_vector (1 downto 0);
31.
32. begin
33.     Direccion <= Entrada(11 downto 2);
34.     posicion <= Entrada(1 downto 0);
35.
36.     process(clk)
37.     begin
38.         if clk'event and clk ='1' then
39.             if hw='1' then
40.                 if ContDatoMem = "000" then
41.                     if posicion="00" then
42.                         men_datos(conv_integer(Direccion)) (
43. 7 downto 0)<= Dato_escritura(7 downto 0);
44.                     elsif posicion="01" then
45.                         men_datos(conv_integer(Direccion)) (
46. 15 downto 8)<= Dato_escritura(7 downto 0);
47.                     elsif posicion="10" then
48.                         men_datos(conv_integer(Direccion)) (
49. 23 downto 16)<= Dato_escritura(7 downto 0);
50.                     else

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```

45.         men_datos(conv_integer(Direcion)) (
31 downto 24)<= Dato_escritura(7 downto 0);
46.         end if;
47.
48.         elsif ContDatoMem = "001" then
49.             if posicion="00" or posicion="01" then
50.                 men_datos(conv_integer(Direcion)) (
15 downto 0)<= Dato_escritura(15 downto 0);
51.                 elsif posicion="10" or posicion="11" t
hen
52.                     men_datos(conv_integer(Direcion)) (
31 downto 16)<= Dato_escritura(15 downto 0);
53.                     end if;
54.                 elsif ContDatoMem = "010" then
55.                     men_datos(conv_integer(Direcion))<= Da
to_escritura;
56.                     end if;
57.                 end if;
58.             end if;
59.         end process;
60.
61.
62.         process(Entrada, dato_escritura, hr, clk,
ContDatoMem, Direcion)
63.             variable Dato_il : std_logic_vector (31 downto 0);
64.             variable f8 : std_logic_vector (7 downto 0);
65.             variable f16 : std_logic_vector (15 downto 0);
66.             begin
67.                 if hr='1' then
68.                     Dato_il := men_datos(conv_integer(Direcion
));
69.
70.                 if ContDatoMem = "000" or ContDatoMem = "1
00" then
71.                     if posicion="00" then
72.                         f8 := Dato_il(7 downto 0);
73.                     elsif posicion="01" then
74.                         f8 := Dato_il(15 downto 8);
75.                     elsif posicion="10" then
76.                         f8 := Dato_il(23 downto 16);
77.                     elsif posicion="11" then
78.                         f8 := Dato_il(31 downto 24);
79.                     end if;
80.
81.                     if ContDatoMem = "100" or (f8(7)='0' a
nd ContDatoMem = "000") then
82.                         Dato_s <= "000000000000000000000000"
& f8;
83.                     elsif f8(7)='1' and ContDatoMem = "000
" then
84.                         Dato_s <= "111111111111111111111111"
& f8;
85.                     end if;

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
86.
87.         elsif ContDatoMem = "001" or ContDatoMem =
           "101" then
88.             if posicion="00" or posicion="01" then
89.                 f16 := Dato_il(15 downto 0);
90.             elsif posicion="10" or posicion="11" t
           hen
91.                 f16 := Dato_il(31 downto 16);
92.             end if;
93.             if ContDatoMem = "101" or (f16(15)='0'
           and ContDatoMem = "001") then
94.                 Dato_s <= "0000000000000000" & f16;

95.             elsif f16(15)='1' and ContDatoMem = "0
           01" then
96.                 Dato_s <= "1111111111111111" & f16;
97.             end if;
98.
99.             elsif ContDatoMem = "010" then
100.                 Dato_s <= Dato_il;
101.
102.             end if;
103.
104.         end if;
105.     end process;
106. end Behavioral;
```

1.10 Circuito multiplexor

1.10.1 Multiplexor 32 bits

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity Multiplexor32 is
5.     Port(ent1 : in STD_LOGIC_VECTOR (31 downto 0));
6.         ent2 : in STD_LOGIC_VECTOR (31 downto 0);
7.         sel: in std_logic;
8.         Sal : out STD_LOGIC_VECTOR (31 downto 0));
9. end Multiplexor32;
10.
11. architecture Behavioral of Multiplexor32 is
12. begin
13.     Sal <= ent1 when sel='0' else
14.     ent2 when sel='1';
15. end Behavioral;
```

1.10.2 Multiplexor 10 bits

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity Multiplexor9 is
5.     Port(ent1 : in STD_LOGIC_VECTOR (9 downto 0);
6.         ent2 : in STD_LOGIC_VECTOR (9 downto 0);
7.         sel: in std_logic;
8.         Sal : out STD_LOGIC_VECTOR (9 downto 0));
9. end Multiplexor9;
10.
11. architecture Behavioral of Multiplexor9 is
12. begin
13.     Sal <= ent1 when sel='0' else
14.     ent2 when sel='1';
15. end Behavioral;
```

1.11 Circuito sumador

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.numeric_std.ALL;
4.
5. entity Sumador_9 is
6.     Port (Ent1 : in STD_LOGIC_vector(9 downto 0);
7.           Ent2 : in STD_LOGIC_vector(9 downto 0);
8.           Sal  : out STD_LOGIC_vector(9 downto 0));
9. end Sumador_9;
10.
11. architecture Behavioral of Sumador_9 is
12. begin
13.     Sal <= std_logic_vector (unsigned(Ent1) + unsigne
14.                                d(Ent2));
15. end Behavioral;
```

1.12 Circuito divisor de frecuencia

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity divisor_frecuencia is
5.     Port (clk : in std_logic;
6.           clk2 : out std_logic);
7. end divisor_frecuencia;
8.
9. architecture Behavioral of divisor_frecuencia is
10.     constant max_count: INTEGER := 5000;
11.     signal count: INTEGER range 0 to max_count;
12.     signal clk_state: STD_LOGIC := '0';
13. begin
14.     gen_clock: process(clk, clk_state, count)
15.     begin
16.         if clk'event and clk='1' then
17.             if count < max_count then
18.                 count <= count+1;
19.             else
20.                 clk_state <= not clk_state;
21.                 count <= 0;
22.             end if;
23.         end if;
24.     end process;
25.     persecond: process (clk_state)
26.     begin
27.         clk2 <= clk_state;
28.     end process;
29. end Behavioral;
```

1.13 Circuito máquina de estados

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity Maquina_estados is
5.     Port (clk: in std_logic;
6.           aux: out std_logic_vector(1 downto 0));
7. end Maquina_estados;
8.
9. architecture Behavioral of Maquina_estados is
10.     type STATES is (S0, S1, S2, S3);
11.     signal state_reg, state_next: STATES;
12. begin
13.     process (CLK)
14.     begin
15.         if CLK'event and CLK='1' then
16.             state_reg <= state_next;
17.         end if;
18.     end process;
19.     -- Lógica de estado siguiente (circuito
20.     combinacional)
21.     process (state_reg)
22.     begin
23.         state_next <= state_reg;
24.         case state_reg is
25.             when S0 =>
26.                 aux <="00";
27.                 state_next <= S1;
28.             when S1 =>
29.                 aux <="01";
30.                 state_next <= S2;
31.             when S2 =>
32.                 aux <="10";
33.                 state_next <= S3;
34.             when S3 =>
35.                 aux <="11";
36.                 state_next <= S0;
37.         end case;
38.     end process;
39. end Behavioral;

```

1.14 Circuito sacar display

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. USE ieee.std_logic_unsigned.all;
4. use ieee.numeric_std.ALL;
5. use ieee.Std_Logic_Arith;
6.
7. entity sacar_display is
8.   Port ( valor: in std_logic_vector(31 downto 0);
9.         num_int: in std_logic;
10.        salida1, salida2, salida3,
11.        salida4: out std_logic_vector(3 downto 0));
12. end sacar_display;
13. architecture Behavioral of sacar_display is
14. begin
15.   process(valor, num_int)
16.   begin
17.     if num_int = '0' then
18.       salida1 <= valor(3 downto 0);
19.       salida2 <= valor(7 downto 4);
20.       salida3 <= valor(11 downto 8);
21.       salida4 <= valor(15 downto 12);
22.     elsif num_int = '1' then
23.       salida1 <= valor(19 downto 16);
24.       salida2 <= valor(23 downto 20);
25.       salida3 <= valor(27 downto 24);
26.       salida4 <= valor(31 downto 28);
27.     end if;
28.   end process;
29. end Behavioral;
```


1.15 Circuito display

```

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity display is
5.     Port ( Salida : out std_logic_vector(6 downto 0);
6.           Entrada : in std_logic_vector(3 downto 0);
7.           dp : out std_logic);
8. end display;
9.
10. architecture Behavioral of display is
11. begin
12.     Salida <="1000000" when Entrada = "0000" else -- 0
13.         "1111001" when Entrada = "0001" else -- 1
14.         "0100100" when Entrada = "0010" else -- 2
15.         "0110000" when Entrada = "0011" else -- 3
16.         "0011001" when Entrada = "0100" else -- 4
17.         "0010010" when Entrada = "0101" else -- 5
18.         "0000010" when Entrada = "0110" else -- 6
19.         "1111000" when Entrada = "0111" else -- 7
20.         "0000000" when Entrada = "1000" else -- 8
21.         "0010000" when Entrada = "1001" else -- 9
22.         "0001000" when Entrada = "1010" else -- A
23.         "0000000" when Entrada = "1011" else -- B
24.         "1000110" when Entrada = "1100" else -- C
25.         "1000000" when Entrada = "1101" else -- D
26.         "0000110" when Entrada = "1110" else -- E
27.         "0001110" when Entrada = "1111" else -- F
28.         "1111111";
29.     dp <= '0' when Entrada = "1011" else -- B
30.         '0' when Entrada = "1101" else -- D
31.         '1';
32. end Behavioral;

```

1.16 Constraint

```

1. # Clock signal
2. set_property PACKAGE_PIN W5 [get_ports {Reloj2}]
3. set_property IOSTANDARD LVCMOS33 [get_ports {Reloj2}]
4. create_clock -period 100000.000 -name Reloj2 -
   waveform {0.000 50000.000} [get_ports Reloj2]
5.
6. # Switches
7. set_property PACKAGE_PIN V17 [get_ports {num_int}]
8. set_property IOSTANDARD LVCMOS33 [get_ports {num_int}]
9. set_property PACKAGE_PIN
   V16 [get_ports {int_display[0]}]
10. set_property IOSTANDARD
   LVCMOS33 [get_ports {int_display[0]}]
11. set_property PACKAGE_PIN
   W16 [get_ports {int_display[1]}]
12. set_property IOSTANDARD
   LVCMOS33 [get_ports {int_display[1]}]
13. set_property PACKAGE_PIN
   W17 [get_ports {int_display[2]}]
14. set_property IOSTANDARD
   LVCMOS33 [get_ports {int_display[2]}]
15.
16. set_property PACKAGE_PIN T1 [get_ports Reloj]
17. set_property IOSTANDARD LVCMOS33 [get_ports Reloj]
18. set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets
   clk_out]
19. set_property PACKAGE_PIN R2 [get_ports rst]
20. set_property IOSTANDARD LVCMOS33 [get_ports rst]
21.
22.
23. # LEDs
24. set_property PACKAGE_PIN
   U16 [get_ports {senales_control[0]}]
25. set_property IOSTANDARD
   LVCMOS33 [get_ports {senales_control[0]}]
26. set_property PACKAGE_PIN
   E19 [get_ports {senales_control[1]}]
27. set_property IOSTANDARD
   LVCMOS33 [get_ports {senales_control[1]}]
28. set_property PACKAGE_PIN
   U19 [get_ports {senales_control[2]}]
29. set_property IOSTANDARD
   LVCMOS33 [get_ports {senales_control[2]}]
30. set_property PACKAGE_PIN
   V19 [get_ports {senales_control[3]}]
31. set_property IOSTANDARD
   LVCMOS33 [get_ports {senales_control[3]}]
32. set_property PACKAGE_PIN
   W18 [get_ports {senales_control[4]}]
33. set_property IOSTANDARD
   LVCMOS33 [get_ports {senales_control[4]}]

```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
34. set_property PACKAGE_PIN
    U15 [get_ports {senales_control[5]}]
35. set_property IOSTANDARD
    LVCMOS33 [get_ports {senales_control[5]}]
36. set_property PACKAGE_PIN
    U14 [get_ports {senales_control[6]}]
37. set_property IOSTANDARD
    LVCMOS33 [get_ports {senales_control[6]}]
38. set_property PACKAGE_PIN
    V14 [get_ports {senales_control[7]}]
39. set_property IOSTANDARD
    LVCMOS33 [get_ports {senales_control[7]}]
40. set_property PACKAGE_PIN
    V13 [get_ports {senales_control[8]}]
41. set_property IOSTANDARD
    LVCMOS33 [get_ports {senales_control[8]}]
42.
43. set_property PACKAGE_PIN P1 [get_ports clk_out]
44. set_property IOSTANDARD LVCMOS33 [get_ports clk_out]
45. set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets
    clk_out_OBUF]
46. set_property PACKAGE_PIN L1 [get_ports rst_out]
47. set_property IOSTANDARD LVCMOS33 [get_ports rst_out]
48.
49. #7 segment display
50. set_property PACKAGE_PIN
    W7 [get_ports {display_u[0]}]
51. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[0]}]
52. set_property PACKAGE_PIN
    W6 [get_ports {display_u[1]}]
53. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[1]}]
54. set_property PACKAGE_PIN
    U8 [get_ports {display_u[2]}]
55. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[2]}]
56. set_property PACKAGE_PIN
    V8 [get_ports {display_u[3]}]
57. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[3]}]
58. set_property PACKAGE_PIN
    U5 [get_ports {display_u[4]}]
59. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[4]}]
60. set_property PACKAGE_PIN
    V5 [get_ports {display_u[5]}]
61. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[5]}]
62. set_property PACKAGE_PIN
    U7 [get_ports {display_u[6]}]
63. set_property IOSTANDARD
    LVCMOS33 [get_ports {display_u[6]}]
```

Anexo 2: Descripción del circuito VHDL del procesador RISC-V

```
64.  
65. set_property PACKAGE_PIN V7 [get_ports dp]  
66. set_property IOSTANDARD LVCMOS33 [get_ports dp]  
67.  
68. set_property PACKAGE_PIN  
    U2 [get_ports {hab_display[0]}]  
69. set_property IOSTANDARD  
    LVCMOS33 [get_ports {hab_display[0]}]  
70. set_property PACKAGE_PIN  
    U4 [get_ports {hab_display[1]}]  
71. set_property IOSTANDARD  
    LVCMOS33 [get_ports {hab_display[1]}]  
72. set_property PACKAGE_PIN  
    V4 [get_ports {hab_display[2]}]  
73. set_property IOSTANDARD  
    LVCMOS33 [get_ports {hab_display[2]}]  
74. set_property PACKAGE_PIN  
    W4 [get_ports {hab_display[3]}]  
75. set_property IOSTANDARD  
    LVCMOS33 [get_ports {hab_display[3]}]
```

Anexo 3: Descripción de los circuitos multiplicadores en VHDL.

1.1 Circuito del Multiplicador Paralelo CSA.

```

1. -----
2. -- parallel_csa_multiplier.vhd
3. --
4. -- section 8.2.2 parallel carry save adder(CSA)
   multiplier
5. --
6. -- Computes:  $z = x \cdot y$ 
7. -- x: n bits
8. -- y: m bits
9. -- z: n+m bits
10. -- for n greater than or equal to m
11. --
12. -----
13.
14. LIBRARY IEEE;
15. USE IEEE.STD_LOGIC_1164.ALL;
16. USE IEEE.STD_LOGIC_ARITH.ALL;
17. USE IEEE.STD_LOGIC_UNSIGNED.ALL;
18. ENTITY parallel_csa_multiplier IS
19.     GENERIC(n,m: NATURAL:= 128);
20. PORT (
21.     x: IN STD_LOGIC_VECTOR(n-1 DOWNT0 0);
22.     y: IN STD_LOGIC_VECTOR(m-1 DOWNT0 0);
23.     z: OUT STD_LOGIC_VECTOR(n+m-1 DOWNT0 0)
24. );
25. END parallel_csa_multiplier;
26.
27. ARCHITECTURE circuit OF parallel_csa_multiplier IS
28.     TYPE matrix IS ARRAY (0 TO m-
29.     1) OF STD_LOGIC_VECTOR(n-1 DOWNT0 0);
30.     SIGNAL c, d, e, f: matrix;
31.     SIGNAL first_operand: STD_LOGIC_VECTOR(n-
32.     2 DOWNT0 0);
33.     SIGNAL second_operand: STD_LOGIC_VECTOR(n-
34.     1 DOWNT0 0);
35. BEGIN
36.     main_iteration: FOR i IN 0 TO m-1 GENERATE
37.         internal_iteration: FOR j IN 0 TO n-1 GENERATE
38.             f(i)(j) <= (x(j) AND y(i)) XOR c(i)(j) XOR d(i)
39.             (j);
40.             e(i)(j) <= (x(j) AND y(i) AND c(i)(j)) OR (x(j)
41.             AND y(i) AND d(i)(j)) OR (c(i)(j) AND d(i)(j));
42.         END GENERATE;
43.     END GENERATE;
44.
45.     connections1: FOR j IN 0 TO n-1 GENERATE
46.         c(0)(j) <= '0';

```

Anexo 3: Descripción de los circuitos multiplicadores en VHDL.

```
42.     END GENERATE;
43.     connections2: FOR i IN 1 TO m-1 GENERATE
44.         connections3: FOR j IN 0 TO n-2 GENERATE
45.             c(i)(j) <= f(i-1)(j+1);
46.         END GENERATE;
47.         c(i)(n-1) <= '0';
48.     END GENERATE;
49.
50.     connections4: FOR j IN 0 TO m-1 GENERATE
51.         d(0)(j) <= '0';
52.     END GENERATE;
53.     connections5: FOR j IN m TO n-1 GENERATE
54.         d(0)(j) <= '0';
55.     END GENERATE;
56.     connections6: FOR i IN 1 TO m-1 GENERATE
57.         connections7: FOR j IN 0 TO n-1 GENERATE
58.             d(i)(j) <= e(i-1)(j);
59.         END GENERATE;
60.     END GENERATE;
61.
62.     outputs: FOR j IN 0 TO m-1 GENERATE
63.         z(j) <= f(j)(0);
64.     END GENERATE;
65.     first_operand<= f(m-1)(n-1 DOWNTO 1);
66.     second_operand <= e(m-1);
67.     z(n+m-
1 DOWNTO m) <= first_operand + second_operand;
68.
69. END circuit;
```

1.2 Circuito Multiplicador sintetizado por Xilinx

```
1.  LIBRARY IEEE;
2.  USE IEEE.STD_LOGIC_1164.ALL;
3.  USE IEEE.STD_LOGIC_ARITH.ALL;
4.  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5.
6.  ENTITY multiplier IS
7.      GENERIC(n: NATURAL:= 128);
8.  PORT(
9.      x: IN STD_LOGIC_VECTOR(n-1 DOWNT0 0);
10.     y: IN STD_LOGIC_VECTOR(n-1 DOWNT0 0);
11.     z: OUT STD_LOGIC_VECTOR(n+n-1 DOWNT0 0)
12.);
13. END multiplier;
14.
15. ARCHITECTURE circuit OF multiplier IS
16.
17. BEGIN
18.     z <= x*y;
19. END circuit;
```

1.3 Circuito Multiplicador de Árbol de Wallace

1.3.1 4 bits

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity Multiplicador is
5. Port ( DatoA, DatoB : in STD_LOGIC_VECTOR(3 DOWNTO 0);
6.       Resultado : out STD_LOGIC_VECTOR(7 DOWNTO 0));
7. end Multiplicador;
8.
9. architecture Behavioral of Multiplicador is
10. component F_adder is
11. port( res : out STD_LOGIC;
12.      carry : out STD_LOGIC;
13.      a : in STD_LOGIC;
14.      b : in STD_LOGIC;
15.      c : in STD_LOGIC);
16. end component;
17. component H_adder is
18. port( res : out STD_LOGIC;
19.      carry : out STD_LOGIC;
20.      a : in STD_LOGIC;
21.      b : in STD_LOGIC);
22. end component;
23.
24. signal a0_0_0 : std_logic;
25. signal a0_1_0 : std_logic;
26. signal a0_2_0 : std_logic;
27. signal a0_3_0 : std_logic;
28. signal a0_1_1 : std_logic;
29. signal a0_2_1 : std_logic;
30. signal a0_3_1 : std_logic;
31. signal a0_4_0 : std_logic;
32. signal a0_2_2 : std_logic;
33. signal a0_3_2 : std_logic;
34. signal a0_4_1 : std_logic;
35. signal a0_5_0 : std_logic;
36. signal a0_3_3 : std_logic;
37. signal a0_4_2 : std_logic;
38. signal a0_5_1 : std_logic;
39. signal a0_6_0 : std_logic;
40.
41.
42. -- Señales de salida
43. signal RB0 : std_logic;
44. signal RB1 : std_logic;
45. signal RB2 : std_logic;
46. signal RB3 : std_logic;
47. signal RB4 : std_logic;
48. signal RB5 : std_logic;
49. signal RB6 : std_logic;
50. signal RB7 : std_logic;
```


Anexo 3: Descripción de los circuitos multiplicadores en VHDL.

```
51.
52.  -- Etapa 1
53.  signal a1_0_0 : std_logic;
54.  signal a1_1_0 : std_logic;
55.  signal a1_2_0 : std_logic;
56.  signal a1_2_1 : std_logic;
57.  signal a1_3_0 : std_logic;
58.  signal a1_3_1 : std_logic;
59.  signal a1_3_2 : std_logic;
60.  signal a1_4_0 : std_logic;
61.  signal a1_4_1 : std_logic;
62.  signal a1_5_0 : std_logic;
63.  signal a1_5_1 : std_logic;
64.  signal a1_6_0 : std_logic;
65.  signal a1_6_1 : std_logic;
66.
67.
68.  -- Etapa 2
69.  signal a2_0_0 : std_logic;
70.  signal a2_1_0 : std_logic;
71.  signal a2_2_0 : std_logic;
72.  signal a2_3_0 : std_logic;
73.  signal a2_3_1 : std_logic;
74.  signal a2_4_0 : std_logic;
75.  signal a2_4_1 : std_logic;
76.  signal a2_4_2 : std_logic;
77.  signal a2_5_0 : std_logic;
78.  signal a2_5_1 : std_logic;
79.  signal a2_5_2 : std_logic;
80.  signal a2_6_0 : std_logic;
81.  signal a2_6_1 : std_logic;
82.  signal a2_6_2 : std_logic;
83.  signal a2_7_0 : std_logic;
84.  signal a2_7_1 : std_logic;
85.  signal a3_0_0 : std_logic;
86.  signal a3_0_1 : std_logic;
87.  signal a3_1_0 : std_logic;
88.  signal a3_1_1 : std_logic;
89.  signal a3_2_0 : std_logic;
90.  signal a3_2_1 : std_logic;
91.  signal a3_3_0 : std_logic;
92.  signal a3_3_1 : std_logic;
93.  signal a3_4_0 : std_logic;
94.  signal a3_4_1 : std_logic;
95.  signal a3_5_0 : std_logic;
96.  signal a3_5_1 : std_logic;
97.  signal a3_6_0 : std_logic;
98.  signal a3_6_1 : std_logic;
99.  signal a3_7_0 : std_logic;
100. signal a3_7_1 : std_logic;
101. signal a3_8_0 : std_logic;
102. signal a3_8_1 : std_logic;
103.
```

```

104. begin
105.  a0_0_0 <= DatoA(0) and DatoB(0);
106.  a0_1_0 <= DatoA(1) and DatoB(0);
107.  a0_2_0 <= DatoA(2) and DatoB(0);
108.  a0_3_0 <= DatoA(3) and DatoB(0);
109.  a0_1_1 <= DatoA(0) and DatoB(1);
110.  a0_2_1 <= DatoA(1) and DatoB(1);
111.  a0_3_1 <= DatoA(2) and DatoB(1);
112.  a0_4_0 <= DatoA(3) and DatoB(1);
113.  a0_2_2 <= DatoA(0) and DatoB(2);
114.  a0_3_2 <= DatoA(1) and DatoB(2);
115.  a0_4_1 <= DatoA(2) and DatoB(2);
116.  a0_5_0 <= DatoA(3) and DatoB(2);
117.  a0_3_3 <= DatoA(0) and DatoB(3);
118.  a0_4_2 <= DatoA(1) and DatoB(3);
119.  a0_5_1 <= DatoA(2) and DatoB(3);
120.  a0_6_0 <= DatoA(3) and DatoB(3);
121.
122.
123.  -- sumatoiros
124.
125.
126.
127.  --Etapa 0
128.  RB0 <= a0_0_0;
129.  H0:H_adder port map (a1_1_0, a1_2_0,a0_1_0,a0_1_1);
130.  RB1 <= a1_1_0;
131.  F0:F_adder port map (a1_2_1,
132.    a1_3_0,a0_2_0,a0_2_1,a0_2_2);
133.  F1:F_adder port map (a1_3_1,
134.    a1_4_0,a0_3_0,a0_3_1,a0_3_2);
135.  a1_3_2 <= a0_3_3;
136.  F2:F_adder port map (a1_4_1,
137.    a1_5_0,a0_4_0,a0_4_1,a0_4_2);
138.  H1:H_adder port map (a1_5_1, a1_6_0,a0_5_0,a0_5_1);
139.  a1_6_1 <= a0_6_0;
140.
141.  -- Etapa 1
142.  H2:H_adder port map (a2_2_0, a2_3_0, a1_2_0, a1_2_1);
143.  RB2 <= a2_2_0;
144.  F3:F_adder port map (a2_3_1,
145.    a2_4_0,a1_3_0,a1_3_1,a1_3_2);
146.  H3:H_adder port map (a2_4_1, a2_5_0, a1_4_0, a1_4_1);
147.  H4:H_adder port map (a2_5_1, a2_6_0, a1_5_0, a1_5_1);
148.  H5:H_adder port map (a2_6_1, a2_7_0, a1_6_0, a1_6_1);
149.
150.  -- Etapa 2
151.  H6:H_adder port map (RB3, a3_4_0, a2_3_0, a2_3_1);
152.  F4:F_adder port map (RB4, a3_5_0,a2_4_0,a2_4_1,
153.    a3_4_0);
154.  F5:F_adder port map (RB5, a3_6_0,a2_5_0,a2_5_1,
155.    a3_5_0);

```

Anexo 3: Descripción de los circuitos multiplicadores en VHDL.

```
151. F6:F_adder port map (RB6, a3_7_0,a2_6_0,a2_6_1,  
    a3_6_0);  
152. H7:H_adder port map (RB7, a3_8_0, a2_7_0, a3_7_0);  
153.  
154.  
155. -- concatenado  
156. resultado <= RB7 & RB6 & RB5 & RB4 & RB3 & RB2 & RB1  
    & RB0;  
157. end Behavioral;
```


Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
1. #include <iostream>
2. #include <fstream>
3. using namespace std;
4.
5. void generar_sumas(int nbits);
6. void generar_senales(int nbitsR, int nbitsM);
7. void generar_senales_parciales (int nbits) ;
8. void multiplicaciones_parciales(int nbits);
9. ofstream myfile;
10.
11. int main () {
12.     //Declaraciones
13.
14.     int nbits, nbitsM, nbitsR;
15.     //Petición de número de bits
16.     cout << "Numeros de bits de los datos a
multiplicar: ";
17.     cin >> nbits;
18.     // Código bloc de notas
19.     int calculo, resultados, f_sum, h_sum;
20.     int carrys=0;
21.     int carrys_a=0;
22.
23.     //def bits
24.     nbitsM=nbits-1;
25.     nbitsR=nbits*2-1;
26.
27.     // Código VHDL
28.     myfile.open ("Codigo5_1.txt");
29.     myfile << "library IEEE;\n";
30.     myfile << "use IEEE.STD_LOGIC_1164.ALL;\n";
31.     myfile << "USE IEEE.STD_LOGIC_ARITH.ALL;\n";
32.     myfile << "USE IEEE.STD_LOGIC_UNSIGNED.ALL;\n\n";
33.
34.     myfile << "entity Multiplicador is\n";
35.     myfile << "Port ( DatoA, DatoB : in
STD_LOGIC_VECTOR(" << nbitsM << " DOWNT0 0);\n";
36.     myfile << "    Resultado : out
STD_LOGIC_VECTOR(" << nbitsR << " DOWNT0 0));\n";
37.     myfile << "end Multiplicador;\n\n";
38.     myfile << "architecture Behavioral of
Multiplicador is\n";
39.
40.     myfile << "component F_adder is\n";
41.     myfile << "port( res : out STD_LOGIC;\n";
42.     myfile << "    carry : out STD_LOGIC;\n";
43.     myfile << "    a : in STD_LOGIC;\n";
44.     myfile << "    b : in STD_LOGIC;\n";
45.     myfile << "    c : in STD_LOGIC);\n";
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
46.     myfile << "end component;\n";
47.     myfile << "component H_adder is\n";
48.         myfile << "port(  res : out STD_LOGIC;\n";
49.         myfile << "    carry : out STD_LOGIC;\n";
50.     myfile << "    a : in STD_LOGIC;\n";
51.     myfile << "    b : in STD_LOGIC);\n";
52.     myfile << "end component;\n";
53.
54.
55.     generar_senales_parciales (nbits);
56.     generar_senales(nbitsR, nbitsM);
57.
58.
59.     myfile << "\nbegin\n";
60.
61.     multiplicaciones_parciales(nbits);
62.     myfile << "\n\n -- sumatoiros \n\n";
63.     generar_sumas(nbits);
64.
65.
66.
67.     myfile << "end Behavioral;";
68.     myfile.close();
69.     cout << "Codigo Realizado";
70.     return 0;
71. }
72.
73.
74. void generar_senales(int nbitsZ, int nbitsM)
75. {
76.     int nbits;
77.     nbits=nbitsM+1;
78.     int etapa=0;
79.     int nbitsR=nbitsZ+1;
80.     int calculo, resultados, f_sum, h_sum, mayor, a;
81.     int carrys=0;
82.     int carrys_a=0, matrix1[nbitsR][6],
        matrix2[nbitsR][6];
83.     int n=0;
84.     // Etapa 0
85.
86.     cout << "\n\n Etapa 0" ;
87.     myfile << "\n\n -- Etapa " << etapa << endl ;
88.     for (int t=0; t<nbitsR; t++)
89.     {
90.         if(t<=nbitsM)
91.         {
92.             matrix1[t][0]=t;
93.             calculo=t+1;
94.             matrix1[t][1]=calculo;
95.             resultados=calculo+carrys_a;
96.             matrix1[t][2]=resultados;
97.             f_sum= (resultados)/3;
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
98.         h_sum= ((resultados)%3)/2;
99.         matrix1[t][3]=f_sum;
100.        matrix1[t][4]=h_sum;
101.        carries=f_sum+h_sum;
102.        matrix1[t][5]=carrys;
103.    }
104.    else
105.    {
106.        matrix1[t][0]=t;
107.        calculo=nbitsR-t-1;
108.        matrix1[t][1]=calculo;
109.        resultados=calculo;
110.        matrix1[t][2]=resultados;
111.        if(resultados < 2)
112.        {
113.
114.            f_sum=0;
115.            h_sum=0;
116.            matrix1[t][3]=0;
117.            matrix1[t][4]=0;
118.            carries=0;
119.        }
120.        else
121.        {
122.            f_sum= (resultados)/3;
123.            h_sum= ((resultados)%3)/2;
124.            matrix1[t][3]=f_sum;
125.            matrix1[t][4]=h_sum;
126.            carries=f_sum+h_sum;
127.        }
128.        matrix1[t][5]=carrys;
129.    }
130.
131. }
132.
133. cout << "\n";
134. cout<<"n  numC  nbt fadder  hadder  carries\n";
135. for (int i = 0; i < nbitsR; i++)
136. {
137.     for (int j = 0; j < 6; j++)
138.     {
139.         cout<<matrix1[i][j]<<"  ";
140.     }
141.     cout << "\n";
142. }
143.
144. int p;
145. for (int j = 1; j < nbitsR; j++)
146. {
147.     p=(matrix1[j-
148.         1][5]+matrix1[j][4]+matrix1[j][3]+(matrix1[j][2]-
149.         matrix1[j][3]*3-matrix1[j][4]*2));
150.     if(p>a)
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
149.     {
150.         a=p;
151.     }
152. }
153.
154.
155. etapa++;
156. mayor=a;
157. // etapa 1 y siguientes
158.
159.     while( mayor != 2 && mayor !=3 && mayor !=4)
160.     {
161.         myfile << "\n\n -- Etapa " << etapa << endl ;
162.         cout << "\n\n Etapa " << etapa ;
163.         a=0;
164.         int Q;
165.         for (int t=0; t<nbitsR; t++)
166.         {
167.             carries_a=matrix1[t-1][5];
168.             Q=(matrix1[t][2]-matrix1[t][3]*3-
                matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+matrix1[t
                -1][5];
169.             if(Q>2)
170.             {
171.                 matrix2[t][0]=t;
172.                 if(t==0)
173.                 {
174.                     matrix2[t][1]=matrix1[t][1];
175.                     matrix2[t][2]=matrix1[t][2];
176.                 }
177.                 else
178.                 {
179.                     matrix2[t][1]=(matrix1[t][2]-
                        matrix1[t][3]*3-
                        matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
180.                     matrix2[t][2]=carrys_a+matrix2[t][1];
181.                 }
182.
183.                 f_sum= (matrix2[t][2])/3;
184.                 h_sum= ((matrix2[t][2])%3)/2;
185.                 matrix2[t][3]=f_sum;
186.                 matrix2[t][4]=h_sum;
187.                 carries=f_sum+h_sum;
188.                 matrix2[t][5]=carrys;
189.             }
190.             else if(Q==2 && t<=(nbitsR/2))
191.             {
192.                 matrix2[t][0]=t;
193.                 if(t==0)
194.                 {
195.                     matrix2[t][1]=matrix1[t][1];
196.                     matrix2[t][2]=matrix1[t][2];
197.                 }
```


Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
198.         else
199.         {
200.             matrix2[t][1]=(matrix1[t][2]-
                matrix1[t][3]*3-
                matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
201.             matrix2[t][2]=carrys_a+matrix2[t][1];
202.         }
203.
204.             f_sum= (matrix2[t][2])/3;
205.             h_sum= ((matrix2[t][2])%3)/2;
206.             matrix2[t][3]=f_sum;
207.             matrix2[t][4]=h_sum;
208.             carries=f_sum+h_sum;
209.             matrix2[t][5]=carrys;
210.         }
211.     else if(Q==2 && t>(nbitsR/2))
212.     {
213.         f_sum=0;
214.         h_sum=0;
215.         matrix2[t][0]=matrix1[t][0];
216.         matrix2[t][1]=(matrix1[t][2]-
            matrix1[t][3]*3-
            matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
217.         matrix2[t][2]=Q;
218.         matrix2[t][3]=0;
219.         matrix2[t][4]=0;
220.         carries=0;
221.         matrix2[t][5]=0;
222.     }
223.     else
224.     {
225.         f_sum=0;
226.         h_sum=0;
227.         matrix2[t][0]=matrix1[t][0];
228.         matrix2[t][1]=Q;
229.         matrix2[t][2]=matrix2[t][1];
230.         matrix2[t][3]=0;
231.         carries=0;
232.         matrix2[t][4]=0;
233.         matrix2[t][5]=0;
234.     }
235.
236.         for (int r = 0; r < matrix2[t][2]; r++)
237.         {
238.             myfile << " signal
a"<< etapa << " " << t << " " << r << " :
std_logic;\n"; // primer 0 identifica la etapa 0 , t
columna, e orden de dato
239.         }
240.
241.
242.     }
243.     cout << "\n";
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
244.         cout<<"n  numC  nbt
fadder  hadder  carries\n";
245.         for (int i = 0; i < nbitsR; i++)
246.         {
247.             for (int j = 0; j < 6; j++)
248.             {
249.                 cout<<matrix2[i][j]<<"  ";
250.             }
251.             cout << "\n";
252.         }
253.         int p;
254.         for (int j = 1; j < nbitsR; j++)
255.         {
256.             p=(matrix2[j-
1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
matrix2[j][3]*3-matrix2[j][4]*2));
257.             if(p>a)
258.             {
259.                 a=p;
260.             }
261.         }
262.         for (int i = 0; i < nbitsR; i++)
263.         {
264.             for (int j = 0; j < 6; j++)
265.             {
266.                 matrix1[i][j]=matrix2[i][j];
267.             }
268.         }
269.         mayor=a;
270.         etapa= etapa +1;
271.     }
272.
273.     // etapa para cuando el maximo es 4 ejecucion
especial
274.     if( mayor == 4)
275.     {
276.         myfile << "\n\n -- Etapa " << etapa << endl ;
277.         for (int t=0; t<nbitsR; t++)
278.         {
279.             carries_a=matrix1[t-1][5];
280.             matrix2[t][0]=t;
281.             if(t==0)
282.             {
283.                 matrix2[t][1]=matrix1[t][1];
284.                 matrix2[t][2]=matrix1[t][2];
285.             }
286.             else
287.             {
288.                 matrix2[t][1]=(matrix1[t][2]-
matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
289.                 matrix2[t][2]=carries_a+matrix2[t][1];
290.             }
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
291.         if(t>(nbitsR/2))
292.         {
293.             if(matrix2[t][2]==3)
294.             {
295.                 f_sum= 0;
296.                 h_sum= 1;
297.             }
298.             else if(matrix2[t][2]==2)
299.             {
300.                 f_sum= 0;
301.                 h_sum= 0;
302.             }
303.             else if(matrix2[t][2]>3)
304.             {
305.                 f_sum= (matrix2[t][2])/3;
306.                 h_sum= ((matrix2[t][2])%3)/2;
307.             }
308.             else
309.             {
310.                 f_sum= 0;
311.                 h_sum= 0;
312.             }
313.         }
314.         else
315.         {
316.             f_sum= (matrix2[t][2])/3;
317.             h_sum= ((matrix2[t][2])%3)/2;
318.         }
319.         matrix2[t][3]=f_sum;
320.         matrix2[t][4]=h_sum;
321.         carrys=f_sum+h_sum;
322.         matrix2[t][5]=carrys;
323.         for (int r = 0; r < matrix2[t][2]; r++)
324.         {
325.             myfile << " signal
a"<< etapa << " " << t << " " << r << " :
std_logic;\n"; // primer 0 identifica la etapa 0 , t
columna, e orden de dato
326.         }
327.     }
328.     cout << "\n Etapa " << etapa << endl;
329.     cout<<"n    numC    nbt
fadder hadder carrys\n";
330.     for (int i = 0; i < nbitsR; i++)
331.     {
332.         for (int j = 0; j < 6; j++)
333.         {
334.             cout<<matrix2[i][j]<<" ";
335.         }
336.         cout << "\n";
337.     }
338.     for (int i = 0; i < nbitsR; i++)
339.     {
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
340.         for (int j = 0; j < 6; j++)
341.         {
342.             matrix1[i][j]=matrix2[i][j];
343.         }
344.     }
345.     a=0;
346.     int p;
347.     for (int j = 1; j < nbitsR; j++)
348.     {
349.         p=(matrix2[j-
1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
matrix2[j][3]*3-matrix2[j][4]*2));
350.         if(p>a)
351.         {
352.             a=p;
353.         }
354.     }
355.     mayor=a;
356.     etapa= etapa +1;
357. }
358.
359. // etapa para cuando el maximo es 3 ejecucion
especial
360. if( mayor == 3)
361. {
362.     myfile << "\n\n -- Etapa " << etapa << endl ;
363.     for (int t=0; t<nbitsR; t++)
364.     {
365.         carrys_a=matrix1[t-1][5];
366.         matrix2[t][0]=t;
367.         if(t==0)
368.         {
369.             matrix2[t][1]=matrix1[t][1];
370.             matrix2[t][2]=matrix1[t][2];
371.         }
372.         else
373.         {
374.             matrix2[t][1]=(matrix1[t][2]-
matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
375.             matrix2[t][2]=carrys_a+matrix2[t][1];
376.         }
377.
378.         f_sum= (matrix2[t][2])/3;
379.         h_sum= ((matrix2[t][2])%3)/2;
380.         matrix2[t][3]=f_sum;
381.         matrix2[t][4]=h_sum;
382.         carrys=f_sum+h_sum;
383.         matrix2[t][5]=carrys;
384.
385.         for (int r = 0; r < matrix2[t][2]; r++)
386.         {
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
387.             myfile << " signal
a"<< etapa << "_" << t << "_" << r << " :
std_logic;\n"; // primer 0 identifica la etapa 0 , t
columna, e orden de dato
388.             }
389.         }
390.
391.         cout << "\n Etapa " << etapa << endl;
392.         cout<<"n numC nbt
fadder hadder carrys\n";
393.         for (int i = 0; i < nbitsR; i++)
394.         {
395.             for (int j = 0; j < 6; j++)
396.             {
397.                 cout<<matrix2[i][j]<<" ";
398.             }
399.             cout << "\n";
400.         }
401.         for (int i = 0; i < nbitsR; i++)
402.         {
403.             for (int j = 0; j < 6; j++)
404.             {
405.                 matrix1[i][j]=matrix2[i][j];
406.             }
407.         }
408.
409.         a=0;
410.         int p;
411.         for (int j = 1; j < nbitsR; j++)
412.         {
413.             p=(matrix2[j-
1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
matrix2[j][3]*3-matrix2[j][4]*2));
414.             if(p>a)
415.             {
416.                 a=p;
417.             }
418.             }
419.             mayor=a;
420.             etapa= etapa +1;
421.         }
422.         if( mayor == 2)
423.         {
424.             // etapa final
425.             myfile << "\n\n -- Etapa " << etapa << endl ;
426.             for (int t=0; t<nbitsR; t++)
427.             {
428.                 carrys_a=matrix1[t-1][5];
429.                 matrix2[t][0]=t;
430.                 if(t==0)
431.                 {
432.                     matrix2[t][1]=matrix1[t][1];
433.                     matrix2[t][2]=matrix1[t][2];
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
434.         }
435.         else
436.         {
437.             matrix2[t][1]=(matrix1[t][2]-
                matrix1[t][3]*3-
                matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+carrys_a;
438.             matrix2[t][2]=matrix2[t][1]+carrys;
439.         }
440.
441.         f_sum= (matrix2[t][2])/3;
442.         h_sum= ((matrix2[t][2])%3)/2;
443.         matrix2[t][3]=f_sum;
444.         matrix2[t][4]=h_sum;
445.         carries=f_sum+h_sum;
446.         matrix2[t][5]=carrys;
447.
448.
449.         for (int r = 0; r < matrix2[t][2]; r++)
450.         {
451.             myfile << " signal
a"<< etapa << " _" << t << " _" << r << " :
std_logic;\n"; // primer 0 identifica la etapa 0 , t
columna, e orden de dato
452.         }
453.     }
454.     cout << "\n Etapa" << etapa << endl;
455.     cout<<"n  numC  nbt
fadder  hadder  carries\n";
456.     for (int i = 0; i < nbitsR; i++)
457.     {
458.         for (int j = 0; j < 6; j++)
459.         {
460.             cout<<matrix2[i][j]<<"  ";
461.         }
462.         cout << "\n";
463.     }
464.     for (int i = 0; i < nbitsR; i++)
465.     {
466.         for (int j = 0; j < 6; j++)
467.         {
468.             matrix1[i][j]=matrix2[i][j];
469.         }
470.     }
471.     for (int x =0; x<=etapa; x++)
472.     {
473.         myfile << "signal RB" << x << " :
std_logic;\n";
474.     }
475.     etapa= etapa +1;
476.     myfile << "signal primer_operando :
std_logic_vector (" << nbitsZ-etapa << " downto
0);\n";
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
477.         myfile << "signal segundo_operando :
std_logic_vector (" << nbitsZ-1-etapa << " downto
0);\n";
478.         myfile << "signal resultado_operando :
std_logic_vector (" << nbitsZ-etapa << " downto
0);\n";
479.
480.     }
481.
482. }
483.
484.
485. void generar_sumas(int nbits)
486. {
487.     int nbitsM=nbits-1;
488.     int nbitsZ=nbits*2-1;
489.     //nbits=nbitsM+1;
490.     int n=0;
491.     int etapa=0;
492.     int nbitsR=nbitsZ+1;
493.     int calculo, resultados, f_sum, h_sum, mayor, a;
494.     int carrys=0;
495.     int carrys_a=0, matrix1[nbitsR][6],
matrix2[nbitsR][6];
496.     int sumatorioFA=0, sumatorioHA=0;
497.     // Etapa 0
498.
499.     myfile << "\n\n --Etapa 0\n" ;
500.     myfile << "RB0 <= a0_0_0;\n";
501.     for (int t=0; t<nbitsR; t++)
502.     {
503.         if(t<=nbitsM)
504.         {
505.             matrix1[t][0]=t;
506.             calculo=t+1;
507.             matrix1[t][1]=calculo;
508.             resultados=calculo+carrys_a;
509.             matrix1[t][2]=resultados;
510.             f_sum= (resultados)/3;
511.             h_sum= ((resultados)%3)/2;
512.             matrix1[t][3]=f_sum;
513.             matrix1[t][4]=h_sum;
514.             carrys=f_sum+h_sum;
515.             matrix1[t][5]=carrys;
516.         }
517.         else
518.         {
519.             matrix1[t][0]=t;
520.             calculo=nbitsR-t-1;
521.             matrix1[t][1]=calculo;
522.             resultados=calculo;
523.             matrix1[t][2]=resultados;
524.             if(resultados < 2)
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
525.         {
526.
527.             f_sum=0;
528.             h_sum=0;
529.             matrix1[t][3]=0;
530.             matrix1[t][4]=0;
531.             carries=0;
532.         }
533.         else
534.         {
535.             f_sum= (resultados)/3;
536.             h_sum= ((resultados)%3)/2;
537.             matrix1[t][3]=f_sum;
538.             matrix1[t][4]=h_sum;
539.             carries=f_sum+h_sum;
540.         }
541.         matrix1[t][5]=carries;
542.     }
543.
544.     int h=0;
545.     int k=0;
546.     int k1=0;
547.     if(f_sum!=0)
548.     {
549.         for(h; h < f_sum; h++)
550.         {
551.             myfile << "F" <<sumatorioFA <<":F_adder
port map
(a" << etapa+1 << "_" << t << "_" << h+matrix1[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
552.             for(k; k< 3+k1; k++)
553.             {
554.                 myfile << ",a" << etapa << "_" << t <<"_"
<< k;
555.             }
556.             k1=k;
557.             myfile <<");\n";
558.             sumatorioFA+=1;
559.         }
560.     }
561.     if(h_sum!=0)
562.     {
563.         for(h; h < f_sum+h_sum; h++)
564.         {
565.             myfile << "H" <<sumatorioHA <<":H_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix1[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
566.             for(k; k< 2+k1; k++)
567.             {
568.                 myfile << ",a" << etapa << "_" << t <
<"_" << k;
569.             }
```


Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
570.         k1=k;
571.         myfile <<"");\n";
572.         sumatorioHA+=1;
573.     }
574. }
575. int w,o;
576. w=matrix1[t][2]-3*f_sum-2*h_sum;
577. o=3*f_sum+2*h_sum;
578. if(((h_sum!=1 && f_sum!=0) || (h_sum!=0 && f_sum!=1)) && matrix1[t-1][5]==0 && t<(nbitsR/2))
579. {
580.     myfile <<"RB" << t << " <=
a" << etapa+1 << "_" << t << "_" << h-1 <<";\n";
581.     n+=1;
582. }
583. if(w!=0 && t>n)
584. {
585.     for(h; h < f_sum+h_sum+w; h++)
586.     {
587.         myfile <<"a" << etapa+1 << "_" << t << "_"
<< h+matrix1[t-1][5] <<" <=
a" << etapa << "_" << t << "_" << o <<";\n";
588.         o+=1;
589.     }
590. }
591. }
592. }
593.
594. int p;
595. for (int j = 1; j < nbitsR; j++)
596. {
597.     p=(matrix1[j-
1][5]+matrix1[j][4]+matrix1[j][3]+(matrix1[j][2]-
matrix1[j][3]*3-matrix1[j][4]*2));
598.     if(p>a)
599.     {
600.         a=p;
601.     }
602. }
603.
604.
605. etapa++;
606. mayor=a;
607. // etapa 1 y siguientes
608.
609. while( mayor != 2 && mayor !=3 && mayor !=4)
610. {
611.     myfile << "\n -- Etapa " << etapa << endl ;
612.     a=0;
613.     int Q;
614.     for (int t=0; t<nbitsR; t++)
615.     {
616.         carries_a=matrix1[t-1][5];
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
617.         if(t==0)
618.         {
619.             Q=0;
620.         }
621.         else
622.         {
623.             Q=(matrix1[t][2]-matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+matrix1[t
-1][5];
624.         }
625.
626.         if(Q>2)
627.         {
628.             matrix2[t][0]=t;
629.             if(t==0)
630.             {
631.                 matrix2[t][1]=matrix1[t][1];
632.                 matrix2[t][2]=matrix1[t][2];
633.             }
634.             else
635.             {
636.                 matrix2[t][1]=(matrix1[t][2]-
matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
637.                 matrix2[t][2]=carrys_a+matrix2[t][1];
638.             }
639.
640.             f_sum= (matrix2[t][2])/3;
641.             h_sum= ((matrix2[t][2])%3)/2;
642.             matrix2[t][3]=f_sum;
643.             matrix2[t][4]=h_sum;
644.             carries=f_sum+h_sum;
645.             matrix2[t][5]=carrys;
646.         }
647.         else if(Q==2 && t<=(nbitsR/2))
648.         {
649.             matrix2[t][0]=t;
650.             if(t==0)
651.             {
652.                 matrix2[t][1]=matrix1[t][1];
653.                 matrix2[t][2]=matrix1[t][2];
654.             }
655.             else
656.             {
657.                 matrix2[t][1]=(matrix1[t][2]-
matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
658.                 matrix2[t][2]=carrys_a+matrix2[t][1];
659.             }
660.
661.             f_sum= (matrix2[t][2])/3;
662.             h_sum= ((matrix2[t][2])%3)/2;
663.             matrix2[t][3]=f_sum;
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
664.         matrix2[t][4]=h_sum;
665.         carries=f_sum+h_sum;
666.         matrix2[t][5]=carries;
667.     }
668.     else if(Q==2 && t>(nbitsR/2))
669.     {
670.         f_sum=0;
671.         h_sum=0;
672.         matrix2[t][0]=matrix1[t][0];
673.         matrix2[t][1]=Q;
674.         matrix2[t][2]=matrix2[t][1];
675.         matrix2[t][3]=0;
676.         matrix2[t][4]=0;
677.         carries=0;
678.         matrix2[t][5]=0;
679.     }
680.     else
681.     {
682.         f_sum=0;
683.         h_sum=0;
684.         matrix2[t][0]=matrix1[t][0];
685.         matrix2[t][1]=Q;
686.         matrix2[t][2]=matrix2[t][1];
687.         matrix2[t][3]=0;
688.         carries=0;
689.         matrix2[t][4]=0;
690.         matrix2[t][5]=0;
691.     }
692.
693.     int h=0;
694.     int k=0;
695.     int k1=0;
696.     if(f_sum!=0)
697.     {
698.         for(h; h < f_sum; h++)
699.         {
700.             myfile << "F" <<sumatorioFA <<":F_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
701.             for(k; k< 3+k1; k++)
702.             {
703.                 myfile << ",a" << etapa << "_" << t <
<"_" << k;
704.             }
705.             k1=k;
706.             myfile <<");\\n";
707.             sumatorioFA+=1;
708.         }
709.     }
710.     if(h_sum!=0)
711.     {
712.         for(h; h < f_sum+h_sum; h++)
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```

713.          {
714.              myfile << "H" <<sumatorioHA <<":H_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
715.              for(k; k< 2+k1; k++)
716.              {
717.                  myfile << ",a" << etapa << "_" << t <
<"_" << k;
718.              }
719.              k1=k;
720.              myfile <<");\\n";
721.              sumatorioHA+=1;
722.          }
723.      }
724.      int o,w;
725.      o=3*f_sum+2*h_sum;
726.      w=Q-o;
727.      if(((h_sum!=1 && f_sum!=0) || (h_sum!=0 &&
f_sum!=1)) && matrix2[t-1][5]==0 && t<(nbitsR/2))
728.      {
729.          myfile <<"RB" << t << " <=
a" << etapa+1 << "_" << t << "_" << h-1 <<";\\n";
730.          n+=1;
731.      }
732.      if(w!=0 && t>n)
733.      {
734.          for(h; h < f_sum+h_sum+w; h++)
735.          {
736.              myfile <<"a" << etapa+1 << "_" << t <<
"_" << h+matrix2[t-1][5] <<" <=
a" << etapa << "_" << t << "_" << o <<";\\n";
737.              o+=1;
738.          }
739.      }
740.  }
741.
742.  int p;
743.  for (int j = 1; j < nbitsR; j++)
744.  {
745.      p=(matrix2[j-
1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
matrix2[j][3]*3-matrix2[j][4]*2));
746.      if(p>a)
747.      {
748.          a=p;
749.      }
750.  }
751.  for (int i = 0; i < nbitsR; i++)
752.  {
753.      for (int j = 0; j < 6; j++)
754.      {
755.          matrix1[i][j]=matrix2[i][j];

```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
756.         }
757.     }
758.     mayor=a;
759.     etapa= etapa +1;
760. }
761.
762. // etapa para cuando el maximo es 4 ejecucion
    especial
763. if( mayor == 4)
764. {
765.     myfile << "\n -- Etapa " << etapa << endl ;
766.     for (int t=0; t<nbitsR; t++)
767.     {
768.         carrys_a=matrix1[t-1][5];
769.         matrix2[t][0]=t;
770.         if(t==0)
771.         {
772.             matrix2[t][1]=matrix1[t][1];
773.             matrix2[t][2]=matrix1[t][2];
774.         }
775.         else
776.         {
777.             matrix2[t][1]=(matrix1[t][2]-
                matrix1[t][3]*3-
                matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
778.             matrix2[t][2]=carrys_a+matrix2[t][1];
779.         }
780.         if(t>(nbitsR/2))
781.         {
782.             if(matrix2[t][2]==3)
783.             {
784.                 f_sum= 0;
785.                 h_sum= 1;
786.             }
787.             else if(matrix2[t][2]==2)
788.             {
789.                 f_sum= 0;
790.                 h_sum= 0;
791.             }
792.             else if(matrix2[t][2]>3)
793.             {
794.                 f_sum= (matrix2[t][2])/3;
795.                 h_sum= ((matrix2[t][2])%3)/2;
796.             }
797.             else
798.             {
799.                 f_sum= 0;
800.                 h_sum= 0;
801.             }
802.         }
803.         else
804.         {
805.             f_sum= (matrix2[t][2])/3;
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
806.         h_sum= ((matrix2[t][2])%3)/2;
807.     }
808.     matrix2[t][3]=f_sum;
809.     matrix2[t][4]=h_sum;
810.     carries=f_sum+h_sum;
811.     matrix2[t][5]=carrys;
812.
813.
814.     int h=0;
815.     int k=0;
816.     int k1=0;
817.     if(f_sum!=0)
818.     {
819.         for(h; h < f_sum; h++)
820.         {
821.             myfile << "F" <<sumatorioFA <<":F_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
822.             for(k; k< 3+k1; k++)
823.             {
824.                 myfile << ",a" << etapa << "_" << t <
<"_" << k;
825.             }
826.             k1=k;
827.             myfile <<");\n";
828.             sumatorioFA+=1;
829.         }
830.     }
831.     if(h_sum!=0)
832.     {
833.         for(h; h < f_sum+h_sum; h++)
834.         {
835.             myfile << "H" <<sumatorioHA <<":H_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
836.             for(k; k< 2+k1; k++)
837.             {
838.                 myfile << ",a" << etapa << "_" << t <
<"_" << k;
839.             }
840.             k1=k;
841.             myfile <<");\n";
842.             sumatorioHA+=1;
843.         }
844.     }
845.     int o,w;
846.     int Q=(matrix1[t][2]-matrix1[t][3]*3-
matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+matrix1[t
-1][5];
847.     o=3*f_sum+2*h_sum;
848.     w=Q-o;
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
849.         if(((h_sum==1 && f_sum==0) || (h_sum==0 &&
f_sum==1)) && matrix2[t-1][5]==0 && t<(nbitsR/2))
850.         {
851.             myfile <<"RB" << t << " <=
a" << etapa+1 << "_" << t << "_" << h-1 <<";\\n";
852.             n+=1;
853.         }
854.         if(w!=0 && t>n)
855.         {
856.             for(h; h < f_sum+h_sum+w; h++)
857.             {
858.                 myfile <<"a" << etapa+1 << "_" << t <<
"_" << h+matrix2[t-1][5] <<" <=
a" << etapa << "_" << t << "_" << o <<";\\n";
859.                 o+=1;
860.             }
861.         }
862.     }
863.
864.     for (int i = 0; i < nbitsR; i++)
865.     {
866.         for (int j = 0; j < 6; j++)
867.         {
868.             matrix1[i][j]=matrix2[i][j];
869.         }
870.     }
871.     a=0;
872.     int p;
873.     for (int j = 1; j < nbitsR; j++)
874.     {
875.         p=(matrix2[j-
1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
matrix2[j][3]*3-matrix2[j][4]*2));
876.         if(p>a)
877.         {
878.             a=p;
879.         }
880.     }
881.     mayor=a;
882.     etapa= etapa +1;
883. }
884.
885. // etapa para cuando el maximo es 3 ejecucion
especial
886. if( mayor == 3)
887. {
888.     myfile << "\\n\\n -- Etapa " << etapa << endl ;
889.     for (int t=0; t<nbitsR; t++)
890.     {
891.         carrys_a=matrix1[t-1][5];
892.         matrix2[t][0]=t;
893.         if(t==0)
894.         {
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
895.         matrix2[t][1]=matrix1[t][1];
896.         matrix2[t][2]=matrix1[t][2];
897.     }
898.     else
899.     {
900.         matrix2[t][1]=(matrix1[t][2]-
        matrix1[t][3]*3-
        matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4];
901.         matrix2[t][2]=carrys_a+matrix2[t][1];
902.     }
903.
904.     f_sum= (matrix2[t][2])/3;
905.     h_sum= ((matrix2[t][2])%3)/2;
906.     matrix2[t][3]=f_sum;
907.     matrix2[t][4]=h_sum;
908.     carries=f_sum+h_sum;
909.     matrix2[t][5]=carrys;
910.
911.     int h=0;
912.     int k=0;
913.     int k1=0;
914.     if(f_sum!=0)
915.     {
916.         for(h; h < f_sum; h++)
917.         {
918.             myfile << "F" <<sumatorioFA <<":F_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
919.             for(k; k< 3+k1; k++)
920.             {
921.                 myfile << ",a" << etapa << "_" << t <
<"_" << k;
922.             }
923.             k1=k;
924.             myfile <<");\n";
925.             sumatorioFA+=1;
926.         }
927.     }
928.     if(h_sum!=0)
929.     {
930.         for(h; h < f_sum+h_sum; h++)
931.         {
932.             myfile << "H" <<sumatorioHA <<":H_adder
port
map(a" << etapa+1 << "_" << t << "_" << h+matrix2[t-
1][5] <<", a" << etapa+1 << "_" << t+1 << "_" << h;
933.             myfile << ",
a" << etapa << "_" << t <<_" << k << ",
a" << etapa << "_" << t <<_" << k+1;
934.             k1=k;
935.             myfile <<");\n";
936.             sumatorioHA+=1;
```


Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
937.         }
938.     }
939.     int o,w;
940.     int Q=(matrix1[t][2]-matrix1[t][3]*3-
        matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+matrix1[t
        -1][5];
941.     o=3*f_sum+2*h_sum;
942.     w=Q-o;
943.     if(((h_sum!=1 && f_sum!=0) || (h_sum!=0 &&
        f_sum!=1)) && matrix2[t-1][5]==0 && t<(nbitsR/2))
944.     {
945.         myfile <<"RB" << t << " <=
a" << etapa+1 << "_" << t << "_" << h-1 <<"\n";
946.         n+=1;
947.     }
948.     if(w!=0 && t>n)
949.     {
950.         for(h; h < f_sum+h_sum+w; h++)
951.         {
952.             myfile <<"a" << etapa+1 << "_" << t <<
                "_" << h+matrix2[t-1][5] <<" <=
a" << etapa << "_" << t << "_" << o <<"\n";
953.             o+=1;
954.         }
955.     }
956. }
957.
958.     for (int i = 0; i < nbitsR; i++)
959.     {
960.         for (int j = 0; j < 6; j++)
961.         {
962.             matrix1[i][j]=matrix2[i][j];
963.         }
964.     }
965.
966.     a=0;
967.     int p;
968.     for (int j = 1; j < nbitsR; j++)
969.     {
970.         p=(matrix2[j-
            1][5]+matrix2[j][4]+matrix2[j][3]+(matrix2[j][2]-
            matrix2[j][3]*3-matrix2[j][4]*2));
971.         if(p>a)
972.         {
973.             a=p;
974.         }
975.     }
976.     mayor=a;
977.     etapa= etapa +1;
978. }
979. if( mayor == 2)
980. {
981.     // etapa final
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
982.         myfile << "\n -- Etapa " << etapa << endl ;
983.         for (int t=0; t<nbitsR; t++)
984.         {
985.             carries_a=matrix1[t-1][5];
986.             matrix2[t][0]=t;
987.             if(t==0)
988.             {
989.                 matrix2[t][1]=matrix1[t][1];
990.                 matrix2[t][2]=matrix1[t][2];
991.             }
992.             else
993.             {
994.                 matrix2[t][1]=(matrix1[t][2]-
                    matrix1[t][3]*3-
                    matrix1[t][4]*2)+matrix1[t][3]+matrix1[t][4]+carrys_a;
995.                 matrix2[t][2]=matrix2[t][1]+carrys;
996.             }
997.
998.             f_sum= (matrix2[t][2])/3;
999.             h_sum= ((matrix2[t][2])%3)/2;
1000.            matrix2[t][3]=f_sum;
1001.            matrix2[t][4]=h_sum;
1002.            carries=f_sum+h_sum;
1003.            matrix2[t][5]=carrys;
1004.        }
1005.
1006.        for (int i = 0; i < nbitsR; i++)
1007.        {
1008.            for (int j = 0; j < 6; j++)
1009.            {
1010.                matrix1[i][j]=matrix2[i][j];
1011.            }
1012.        }
1013.        etapa= etapa +1;
1014.
1015.        myfile << "primer_operando <= a" << etapa-
1016.        1 << " " << nbitsZ << " _0";
1017.        for(int u=nbitsZ-1; u>=etapa; u--)
1018.        {
1019.            myfile <<" & a" << etapa-
1020.            1 << " " << u << " _0";
1021.        }
1022.
1023.        myfile << ";\n";
1024.
1025.        if (matrix2[nbitsZ-1][1] == 1)
1026.        {
1027.            myfile << "segundo_operando <= '0'";
1028.        }
1029.        else
1030.        {
1031.            myfile << "segundo_operando <= a" << etapa-
1032.            1 << " " << nbitsZ-1 << " _1";
1033.        }
1034.    }
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
1030.     }
1031.     for(int v=nbitsZ-2; v>=etapa; v--)
1032.     {
1033.         if (matrix2[v][1] == 1)
1034.         {
1035.             myfile << " & '0'";
1036.         }
1037.         else
1038.         {
1039.             myfile << " & a"<< etapa-
1040.             1 << "_" << v << "_1";
1041.         }
1042.     }
1043.     myfile << ";\n";
1044.     myfile << "resultado_operando <=
1045.     primer_operando + segundo_operando;\n";
1046.     myfile << "resultado <= resultado_operando";
1047.     for(int g= etapa-1; g>=0;g--)
1048.     {
1049.         myfile << " & RB"<<g;
1050.     }
1051.     myfile << ";\n";
1052. }
1053.
1054. }
1055.
1056. void generar_senales_parciales (int nbits) {
1057.
1058.     int nbitsM=nbits-1;
1059.     myfile <<"\n";
1060.     for (int i=0; i<=nbitsM; i++)
1061.     {
1062.         for(int j=0; j <= nbitsM; j++)
1063.         {
1064.             if( (i+j) <= nbitsM )
1065.             {
1066.                 myfile << " signal
1067.                 a0_"<< (i+j) << "_" << i <<" : std_logic;\n"; //
1068.                 primer 0 identifica la etapa 0 , t columna, e orden de
1069.                 dato
1070.             }
1071.             else
1072.             {
1073.                 int valor;
1074.                 valor=(i+nbitsM)-(i+j);
1075.                 myfile << " signal
1076.                 a0_"<< (i+j) << "_" << valor <<" : std_logic;\n"; //
1077.                 primer 0 identifica la etapa 0 , t columna, e orden de
1078.                 dato
1079.             }
1080.         }
1081.     }
1082. }
```

Anexo 4: Código C++ de aplicación de generación del circuito multiplicación de Árbol de Wallace

```
1075.     }
1076. }
1077.
1078. void multiplicaciones_parciales (int nbits) {
1079.
1080.     int nbitsM=nbits-1;
1081.
1082.     for (int i=0; i<=nbitsM; i++)
1083.     {
1084.         for(int j=0; j <= nbitsM; j++)
1085.         {
1086.             if( (i+j) <= nbitsM )
1087.             {
1088.                 myfile << "
a0_ "<< (i+j) << "_ " << i << " <= DatoA("<< j <<") and
DatoB(" << i <<");\n";
1089.             }
1090.             else
1091.             {
1092.                 int valor;
1093.                 valor=(i+nbitsM)-(i+j);
1094.                 myfile << "
a0_ "<< (i+j) << "_ " << valor << " <= DatoA("<< j <<")
and DatoB(" << i <<");\n";
1095.             }
1096.         }
1097.     }
1098. }
```

Bibliografía

- [1] David Patterson y Andrew Waterman, *Guía práctica de RISC-V*, Primera. [En línea]. Disponible en: <http://riscvbook.com/spanish/guia-practica-de-risc-v-1.0.5.pdf>