Mostrar el registro sencillo del ítem
dc.contributor.author | Cano-Cano, Javier | |
dc.contributor.author | Andújar, Francisco J. | |
dc.contributor.author | Alfaro-Cortés, Francisco J. | |
dc.contributor.author | Sánchez, José L. | |
dc.date.accessioned | 2025-01-21T14:55:20Z | |
dc.date.available | 2025-01-21T14:55:20Z | |
dc.date.issued | 2021 | |
dc.identifier.citation | Journal of Parallel and Distributed Computing, Volume 148, 2021, Pages 138-150 | es |
dc.identifier.issn | 0743-7315 | es |
dc.identifier.uri | https://uvadoc.uva.es/handle/10324/74178 | |
dc.description | Producción Científica | es |
dc.description.abstract | Quality of service (QoS) provision has become an important aspect of high-performance computing interconnection networks. Proof of that is the inclusion of mechanisms targeted to the provision of QoS by the main interconnection technologies such as Gigabit Ethernet, Infiniband (IB) and Omni-Path (OPA). A key component of QoS provision is the output scheduling algorithm, which determines when a packet should be transmitted. An ideal scheduling algorithm should satisfy two main properties: good end-to-end latency and implementation simplicity. Table-based schedulers are able to provide these two properties, and because of this, IB and OPA have implemented this approach. In this paper, we present a comparative study in terms of QoS provision between these two dominating interconnection technologies. Those interconnection technologies are also two examples of non-hierarchical and hierarchical switch architectures, respectively, which gives the results of this study greater significance. In order to carry out the study, the Deficit Table scheduler (DTable) has been used. DTable is a table-based scheduling algorithm which offers a good balance between end-to-end latency and implementation cost. | es |
dc.format.mimetype | application/pdf | es |
dc.language.iso | spa | es |
dc.rights.accessRights | info:eu-repo/semantics/restrictedAccess | es |
dc.title | QoS provision in hierarchical and non-hierarchical switch architectures | es |
dc.type | info:eu-repo/semantics/article | es |
dc.identifier.doi | 10.1016/j.jpdc.2020.10.009 | es |
dc.relation.publisherversion | https://www.sciencedirect.com/science/article/pii/S0743731520303981 | es |
dc.identifier.publicationfirstpage | 138 | es |
dc.identifier.publicationlastpage | 150 | es |
dc.identifier.publicationtitle | Journal of Parallel and Distributed Computing | es |
dc.identifier.publicationvolume | 148 | es |
dc.peerreviewed | SI | es |
dc.type.hasVersion | info:eu-repo/semantics/draft | es |