2026-04-14T19:21:09Zhttps://uvadoc.uva.es/oai/request

oai:uvadoc.uva.es:10324/704132025-02-13T08:12:48Zcom_10324_1165com_10324_931com_10324_894col_10324_1335

Castro Caballero, Manuel De Vilariño, David L. Torres de la Sierra, Yuri Llanos Ferraris, Diego Rafael 2024-10-04T07:54:47Z 2024-10-04T07:54:47Z 2024 IEEE Computer, vol. 57, issue 7, pp 66-76, ISSN 0018-9162. 0018-9162 https://uvadoc.uva.es/handle/10324/70413 10.1109/MC.2024.3378380 66 7 76 Computer 57 1558-0814 Reconfigurable hardware circuits, such as field-programmable gate arrays, have gained popularity in the high-performance computing (HPC) community in recent years. Nevertheless, their real contribution to accelerating HPC workloads is unclear in both potential and extent. eng info:eu-repo/semantics/openAccess Informática The role of field-programmable gate arrays in the acceleration of modern high-performance computing workloads info:eu-repo/semantics/article