• español
  • English
  • français
  • Deutsch
  • português (Brasil)
  • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Parcourir

    Tout UVaDOCCommunautésPar date de publicationAuteursSujetsTitres

    Mon compte

    Ouvrir une session

    Statistiques

    Statistiques d'usage de visualisation

    Compartir

    Voir le document 
    •   Accueil de UVaDOC
    • PUBLICATIONS SCIENTIFIQUES
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Comunicaciones a congresos, conferencias, etc.
    • Voir le document
    •   Accueil de UVaDOC
    • PUBLICATIONS SCIENTIFIQUES
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Comunicaciones a congresos, conferencias, etc.
    • Voir le document
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano

    Exportar

    RISMendeleyRefworksZotero
    • edm
    • marc
    • xoai
    • qdc
    • ore
    • ese
    • dim
    • uketd_dc
    • oai_dc
    • etdms
    • rdf
    • mods
    • mets
    • didl
    • premis

    Citas

    Por favor, use este identificador para citar o enlazar este ítem:https://uvadoc.uva.es/handle/10324/75533

    Título
    Towards a Compiler Framework for Thread-Level Speculation
    Autor
    Aldea López, SergioAutoridad UVA
    Llanos Ferraris, Diego RafaelAutoridad UVA Orcid
    González Escribano, ArturoAutoridad UVA Orcid
    Congreso
    19th International Euromicro Conference on Parallel, Distributed and Network-based Processing, PDP 2011
    Año del Documento
    2011
    Editorial
    Euromicro
    Descripción Física
    5 p
    Descripción
    Producción Científica
    Documento Fuente
    19th International Euromicro Conference on Parallel, Distributed and Network-based Processing, PDP 2011, Ayia Napa, Cyprus, 9-11 February 2011
    Résumé
    Speculative parallelization techniques allow to extract parallelism of fragments of code that can not be analyzed at compile time. However, research on software-based, thread-level speculation will greatly benefit from an appropriate compiler framework for easy prototyping and further development of new techniques. This paper presents an experimental XML-based compilation framework to handle speculative parallelization of C code. The framework extends Cetus, a source-to-source C compiler, to build an XML tree based on the Cetus Internal Representation of the source code. Other modules of our framework rely on XPath and XSLT capabilities to process the XML tree generated, to perform analysis on the use of variables and to augment the original code for software-based, speculative parallel execution. The use of the current version of our framework allows a fast prototyping of new analysis and transformation solutions, with a reduction of around 83% on the number of code lines needed with respect to the direct use of Cetus for the same purpose. To show the possibilities of this framework, we present an automatically-generated classification of loops for several SPEC CPU2006 C benchmarks. This classification is useful to better understand the potential benefits derived from the use of speculative parallelization techniques. The development framework presented here is freely available under request.
    Materias (normalizadas)
    Informática
    Materias Unesco
    1203 Ciencia de Los Ordenadores
    3304 Tecnología de Los Ordenadores
    Palabras Clave
    speculative parallelization, compiler framework, XML, XPath, XSLT
    ISBN
    978-0-7695-4328-4
    DOI
    10.1109/PDP.2011.14
    Patrocinador
    This research is partly supported by the Ministerio de Educación y Ciencia, Spain (TIN2007-62302), Ministerio de Industria, Spain (TSI-020302-2008-89, CENIT MARTA, CENIT OASIS, CENIT OCEANLIDER), Junta de Castilla y León, Spain (VA094A08), and the HPC-EUROPA2 project (project number: 228398) with the support of the European Commission - Capacities Area - Research Infrastructures Initiative.
    Version del Editor
    https://ieeexplore.ieee.org/document/5738997
    Idioma
    eng
    URI
    https://uvadoc.uva.es/handle/10324/75533
    Tipo de versión
    info:eu-repo/semantics/publishedVersion
    Derechos
    openAccess
    Aparece en las colecciones
    • DEP41 - Comunicaciones a congresos, conferencias, etc. [101]
    Afficher la notice complète
    Fichier(s) constituant ce document
    Nombre:
    Towards_a_Compiler_Framework_for_Thread-Level_Speculation.pdf
    Tamaño:
    188.9Ko
    Formato:
    Adobe PDF
    Thumbnail
    Voir/Ouvrir

    Universidad de Valladolid

    Powered by MIT's. DSpace software, Version 5.10