• español
  • English
  • français
  • Deutsch
  • português (Brasil)
  • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Parcourir

    Tout UVaDOCCommunautésPar date de publicationAuteursSujetsTitres

    Mon compte

    Ouvrir une session

    Statistiques

    Statistiques d'usage de visualisation

    Compartir

    Voir le document 
    •   Accueil de UVaDOC
    • PUBLICATIONS SCIENTIFIQUES
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Artículos de revista
    • Voir le document
    •   Accueil de UVaDOC
    • PUBLICATIONS SCIENTIFIQUES
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Artículos de revista
    • Voir le document
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano

    Exportar

    RISMendeleyRefworksZotero
    • edm
    • marc
    • xoai
    • qdc
    • ore
    • ese
    • dim
    • uketd_dc
    • oai_dc
    • etdms
    • rdf
    • mods
    • mets
    • didl
    • premis

    Citas

    Por favor, use este identificador para citar o enlazar este ítem:https://uvadoc.uva.es/handle/10324/74693

    Título
    Speeding up exascale interconnection network simulations with the VEF3 trace framework
    Autor
    Cano Cano, Javier
    Andújar Muñoz, Francisco JoséAutoridad UVA Orcid
    Alfaro Cortés, Francisco J.
    Sánchez, José L.
    Año del Documento
    2019
    Descripción
    Producción Científica
    Documento Fuente
    Journal of Parallel and Distributed Computing, Volume 133, 2019, Pages 124-135,
    Résumé
    Simulation is used to evaluate and validate the behavior and performance of computing systems, in particular the interconnection network in the context of high-performance computing. For the simulation to be performed, the simulator program must be provided with a mechanism that generates network traffic or workload. Although synthetic traffic has been widely used, communication from real applications is a better and more representative workload. With this kind of network workload, the simulations can become slower, especially when simulating Exascale systems. In this paper, we extend the VEF trace framework, originally designed for feeding off-chip networks with MPI traffic, including new functionality related to the on-chip communications and introducing improvements to speed up the simulations. This way, the VEF framework allows to study the behavior of Exascale interconnection networks with realistic traffic and in reasonably short time
    ISSN
    0743-7315
    Revisión por pares
    SI
    DOI
    10.1016/j.jpdc.2019.06.013
    Patrocinador
    This work has been supported by the Junta de Comunidades Castilla-La Mancha, European Commission (FEDER funds) and Ministerio de Ciencia, Innovación y Universidades under projects SBPLY/17/180501/000498 and RTI2018-098156-B-C52 respectively. It is also co-financed by the University of Castilla-La Mancha and Fondo Europeo de Desarrollo Regional funds under project 2019-GRIN-27060. Javier Cano-Cano is also funded by the MINECO under FPI grant BES-2016-078800.
    Version del Editor
    https://www.sciencedirect.com/science/article/pii/S0743731519304782
    Idioma
    spa
    URI
    https://uvadoc.uva.es/handle/10324/74693
    Tipo de versión
    info:eu-repo/semantics/acceptedVersion
    Derechos
    restrictedAccess
    Aparece en las colecciones
    • DEP41 - Artículos de revista [109]
    Afficher la notice complète
    Fichier(s) constituant ce document
    Nombre:
    vef3-traces.pdf
    Tamaño:
    615.1Ko
    Formato:
    Adobe PDF
    Thumbnail
    Voir/Ouvrir

    Universidad de Valladolid

    Powered by MIT's. DSpace software, Version 5.10