Por favor, use este identificador para citar o enlazar este ítem:https://uvadoc.uva.es/handle/10324/83821
Título
Quality-of-service provision for BXIv3-based interconnection networks
Autor
Año del Documento
2025
Editorial
Springer
Descripción
Producción Científica
Documento Fuente
de la Rosa, M.S., Gomez-Lopez, G., Andújar, F.J. et al. Quality-of-service provision for BXIv3-based interconnection networks. J Supercomput 81, 601 (2025). https://doi.org/10.1007/s11227-025-07069-1
Abstract
Supercomputers (SCs) enable advanced research for a variety of scientific fields, and data centers (DCs) power our day-to-day services. These two massive systems work at scales, in terms of storage and computing power, which are not comparable to our everyday devices. As such, they require state-of-the-art technology to constantly evolve and meet our increasing demand. The interconnection network is the backbone of these systems, since it must provide efficient communication among the nodes that compose the whole system, otherwise becoming the entire system bottleneck. As multiple applications and services may use subsets of the system at the same time, interconnection networks must prevent excessive degradation for latency-sensitive applications. To this end, differentiated services are used to provide fair network access that considers bandwidth and latency requirements for each application. In this paper, we extend the switch architecture of next-generation BXI networks (hereafter called BXIv3) to incorporate arbitration tables so these networks can provide quality of service (QoS) to applications and services running on both SCs and DCs. Our proposal has been implemented in a network simulator, which models the behavior of a BXIv3 network. We have used several traffic patterns and arbitration table configurations to conduct a set of simulation experiments for the evaluation of our solution. The obtained results show that our proposal achieves accurate bandwidth allocation with differentiated latencies. Moreover, a study of memory requirements shows that our solution is quite feasible for hardware implementation.
Revisión por pares
SI
Patrocinador
This project has been funded by the Junta de Comunidades de Castilla-La Mancha and FEDER funds, under the project SBPLY/21/180225/000103; the Spanish Ministry of Science and Universities, under the project PID2021-123627OB-C52; Ministerio de Transformación Digital y Función Pública, under grant Cátedras PERTE Chip (TSI-069100-2023-0014); and Ministerio de Ciencia e Innovación/AEI and European Union (NextGenerationEU/PRTR), under project TED2021—130233B—C31 (grant 10.13039/501100011033). Moreover, this work is supported by RED-SEA, a project that receives funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 955776. For this project, the EuroHPC-JU receives support from the European Union’s Horizon 2020 research and innovation programme and the Ministry of Science, Innovation and Universities of Spain under grant PCI2021-121976.
Version del Editor
Idioma
spa
Tipo de versión
info:eu-repo/semantics/publishedVersion
Derechos
openAccess
Aparece en las colecciones
Files in questo item








