Por favor, use este identificador para citar o enlazar este ítem:http://uvadoc.uva.es/handle/10324/29118
Evaluating the capabilities of the Xeon Phi platform in the context of software-only, thread-level speculation
Intl. Symp. on High Level Parallel Programming and Applications (HLPP)
Año del Documento
Universidad de Valladolid, Escuela de Ingeniería Informática
Intl. Symp. on High Level Parallel Programming and Applications (HLPP 2015), July 2-3, Pisa, Italy
Intel Xeon Phi accelerators are one of the newest devices used in the field of parallel computing. However, there are comparatively few studies concerning their performance when using most of the existing parallelization techniques. One of them is thread-level speculation, a technique that optimistically tries to extract parallelism of loops without the need of a compile-time analysis that guarantees that the loop can be executed in parallel. In this article we evaluate the performance delivered by an Intel Xeon Phi coprocessor when using a software, state-of-the-art thread-level speculative parallelization library in the execution of well-known benchmarks. Our results show that, although the Xeon Phi delivers a relatively good speedup in comparison with a shared-memory architecture in terms of scalability, the low computing power of its computational units when specific vectorization and SIMD instructions are not exploited, indicates that further development of new specific techniques for this platform is needed to make it competitive for the application of speculative parallelization comparing with high-end processors or conventional shared-memory systems.
Castilla-Leon Regional Government (VA172A12-2); MICINN (Spain) and the European Union FEDER (MOGECOPP project TIN2011-25639, HomProg-HetSys project TIN2014-58876-P, CAPAP-H5 network TIN2014-53522-REDT).
Propietario de los Derechos
Except where otherwise noted, this item's license is described as Attribution 4.0 International