• español
  • English
  • français
  • Deutsch
  • português (Brasil)
  • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Navegar

    Todo o repositórioComunidadesPor data do documentoAutoresAssuntosTítulos

    Minha conta

    Entrar

    Estatística

    Ver as estatísticas de uso

    Compartir

    Ver item 
    •   Página inicial
    • PRODUÇÃO CIENTÍFICA
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Artículos de revista
    • Ver item
    •   Página inicial
    • PRODUÇÃO CIENTÍFICA
    • Departamentos
    • Dpto. Informática (Arquitectura y Tecnología de Computadores, Ciencias de la Computación e Inteligencia ...)
    • DEP41 - Artículos de revista
    • Ver item
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano

    Exportar

    RISMendeleyRefworksZotero
    • edm
    • marc
    • xoai
    • qdc
    • ore
    • ese
    • dim
    • uketd_dc
    • oai_dc
    • etdms
    • rdf
    • mods
    • mets
    • didl
    • premis

    Citas

    Por favor, use este identificador para citar o enlazar este ítem:https://uvadoc.uva.es/handle/10324/55695

    Título
    Energy efficient HPC network topologies with on/off links
    Autor
    Andújar Muñoz, Francisco JoséAutoridad UVA Orcid
    Coll, Salvador
    Alonso, Marina
    Martínez Rubio, Juan Miguel
    López, Pedro
    Sánchez, José Luis
    Alfaro Cortés, Francisco José
    Año del Documento
    2022
    Editorial
    Elsevier
    Descripción
    Producción Científica
    Documento Fuente
    Future Generation Computer Systems, 2022, vol. 139, p. 126-138
    Resumo
    Energy efficiency is a must in today HPC systems. To achieve this goal, a holistic design based on the use of power-aware components should be performed. One of the key components of an HPC system is the high-speed interconnect. In this paper, we compare and evaluate several design options for the interconnection network of an HPC system, including torus, fat-trees and dragonflies. State of the art low power modes are also used in the interconnection networks. The paper does not only consider energy efficiency at the interconnection network level but also at the system as a whole. The analysis is performed by using a simple yet realistic power model of the system. The model has been adjusted using actual power consumption values measured on a real system. Using this model, realistic multi-job trace-based workloads have been used, obtaining the execution time and energy consumed. The results are presented to ease choosing a system, depending on which parameter, performance or energy consumption, receives the most importance.
    Materias Unesco
    1203.17 Informática
    Palabras Clave
    Interconnection networks
    Redes de interconexión
    ISSN
    0167-739X
    Revisión por pares
    SI
    DOI
    10.1016/j.future.2022.09.012
    Patrocinador
    Ministerio de Economía, Industria y Competitividad (projects PID2019-105903RB-100 and PID2021-123627OB)
    Junta de Comunidades de Castilla-La Mancha (project SBPLY/21/180501/ 000248)
    Version del Editor
    https://www.sciencedirect.com/science/article/pii/S0167739X22002977?via%3Dihub
    Propietario de los Derechos
    © 2022 The Authors
    Idioma
    eng
    URI
    https://uvadoc.uva.es/handle/10324/55695
    Tipo de versión
    info:eu-repo/semantics/publishedVersion
    Derechos
    openAccess
    Aparece en las colecciones
    • DEP41 - Artículos de revista [109]
    Mostrar registro completo
    Arquivos deste item
    Nombre:
    Energy-efficient-HPC-network-topologies.pdf
    Tamaño:
    3.083Mb
    Formato:
    Adobe PDF
    Thumbnail
    Visualizar/Abrir
    Atribución 4.0 InternacionalExceto quando indicado o contrário, a licença deste item é descrito como Atribución 4.0 Internacional

    Universidad de Valladolid

    Powered by MIT's. DSpace software, Version 5.10